Gitiles
Code Review Sign In
gerrit.openbmc.org / openbmc / entity-manager / 6c6ff82b5aba9f0f96cbfc78aaf2538defdf4242 / . / configurations / harma_mb.json
blob: 875d6f4c41f758f02626cd5ba044c2f3309123a3 [file] [log] [blame]
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]1{
2 "Exposes": [
3 {
4 "BridgeGpio": [
5 {
6 "Name": "rtc-battery-voltage-read-enable",
7 "Polarity": "High",
8 "SetupTime": 1
9 }
10 ],
11 "Index": 7,
12 "Name": "MB_P3V_BAT_VOLT_V",
13 "ScaleFactor": 0.333333333,
14 "Thresholds": [
15 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]16 "Direction": "less than",
17 "Name": "lower critical",
18 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]19 "Value": 2.0
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]20 },
21 {
22 "Direction": "greater than",
23 "Name": "upper critical",
24 "Severity": 1,
25 "Value": 3.4
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]26 }
27 ],
28 "Type": "ADC"
29 },
30 {
31 "Address": "0x1d",
32 "Bus": 29,
33 "Labels": [
34 "in1",
35 "in2",
36 "in3",
37 "in4",
38 "in5"
39 ],
40 "Name": "MB_ADC0",
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]41 "Thresholds": [
42 {
43 "Direction": "less than",
44 "Label": "in1",
45 "Name": "lower critical",
46 "Severity": 1,
47 "Value": 1.045
48 },
49 {
50 "Direction": "greater than",
51 "Label": "in1",
52 "Name": "upper critical",
53 "Severity": 1,
54 "Value": 1.155
55 },
56 {
57 "Direction": "less than",
58 "Label": "in2",
59 "Name": "lower critical",
60 "Severity": 1,
61 "Value": 3.135
62 },
63 {
64 "Direction": "greater than",
65 "Label": "in2",
66 "Name": "upper critical",
67 "Severity": 1,
68 "Value": 3.4
69 },
70 {
71 "Direction": "less than",
72 "Label": "in3",
73 "Name": "lower critical",
74 "Severity": 1,
75 "Value": 1.76
76 },
77 {
78 "Direction": "greater than",
79 "Label": "in3",
80 "Name": "upper critical",
81 "Severity": 1,
82 "Value": 1.84
83 },
84 {
85 "Direction": "less than",
86 "Label": "in4",
87 "Name": "lower critical",
88 "Severity": 1,
89 "Value": 10.8
90 },
91 {
92 "Direction": "greater than",
93 "Label": "in4",
94 "Name": "upper critical",
95 "Severity": 1,
96 "Value": 13.2
97 },
98 {
99 "Direction": "less than",
100 "Label": "in5",
101 "Name": "lower critical",
102 "Severity": 1,
103 "Value": 10.8
104 },
105 {
106 "Direction": "greater than",
107 "Label": "in5",
108 "Name": "upper critical",
109 "Severity": 1,
110 "Value": 13.2
111 }
112 ],
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]113 "Type": "ADC128D818",
114 "in1_Name": "MB_PVDD11_S3_VOLT_V",
Peter Yin78f56a72024-08-16 17:16:40 +0800[diff] [blame]115 "in1_PowerState": "On",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]116 "in2_Name": "MB_P3V3_STBY_VOLT_V",
117 "in2_Scale": 500,
118 "in3_Name": "MB_PVDD18_S5_VOLT_V",
119 "in4_Name": "MB_P12V_AUX_VOLT_V",
120 "in4_Scale": 151.515151515,
121 "in5_Name": "MB_P12V_STBY_VOLT_V",
122 "in5_Scale": 151.515151515
123 },
124 {
125 "Address": "0x1f",
126 "Bus": 29,
127 "Labels": [
128 "in0",
129 "in1",
130 "in2",
131 "in3",
132 "in4",
133 "in5"
134 ],
135 "Name": "MB_ADC1",
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]136 "Thresholds": [
137 {
138 "Direction": "less than",
139 "Label": "in0",
140 "Name": "lower critical",
141 "Severity": 1,
142 "Value": 10.8
143 },
144 {
145 "Direction": "greater than",
146 "Label": "in0",
147 "Name": "upper critical",
148 "Severity": 1,
149 "Value": 13.2
150 },
151 {
152 "Direction": "less than",
153 "Label": "in1",
154 "Name": "lower critical",
155 "Severity": 1,
156 "Value": 4.75
157 },
158 {
159 "Direction": "greater than",
160 "Label": "in1",
161 "Name": "upper critical",
162 "Severity": 1,
163 "Value": 5.25
164 },
165 {
166 "Direction": "less than",
167 "Label": "in2",
168 "Name": "lower critical",
169 "Severity": 1,
170 "Value": 3.13
171 },
172 {
173 "Direction": "greater than",
174 "Label": "in2",
175 "Name": "upper critical",
176 "Severity": 1,
177 "Value": 3.46
178 },
179 {
180 "Direction": "less than",
181 "Label": "in3",
182 "Name": "lower critical",
183 "Severity": 1,
184 "Value": 1.71
185 },
186 {
187 "Direction": "greater than",
188 "Label": "in3",
189 "Name": "upper critical",
190 "Severity": 1,
191 "Value": 1.89
192 },
193 {
194 "Direction": "less than",
195 "Label": "in4",
196 "Name": "lower critical",
197 "Severity": 1,
198 "Value": 10.8
199 },
200 {
201 "Direction": "greater than",
202 "Label": "in4",
203 "Name": "upper critical",
204 "Severity": 1,
205 "Value": 13.2
206 },
207 {
208 "Direction": "less than",
209 "Label": "in5",
210 "Name": "lower critical",
211 "Severity": 1,
212 "Value": 1.71
213 },
214 {
215 "Direction": "greater than",
216 "Label": "in5",
217 "Name": "upper critical",
218 "Severity": 1,
219 "Value": 1.89
220 }
221 ],
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]222 "Type": "ADC128D818",
223 "in0_Name": "MB_P12V_MEM0_VOLT_V",
Peter Yin758aecd2024-05-10 15:18:44 +0800[diff] [blame]224 "in0_PowerState": "Always",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]225 "in0_Scale": 151.515151515,
226 "in1_Name": "MB_P5V_STBY_VOLT_V",
Peter Yin758aecd2024-05-10 15:18:44 +0800[diff] [blame]227 "in1_PowerState": "Always",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]228 "in1_Scale": 281.29395218,
229 "in2_Name": "MB_PVDD33_S5_VOLT_V",
Peter Yin758aecd2024-05-10 15:18:44 +0800[diff] [blame]230 "in2_PowerState": "Always",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]231 "in2_Scale": 500,
232 "in3_Name": "MB_P1V8_STBY_VOLT_V",
Peter Yin758aecd2024-05-10 15:18:44 +0800[diff] [blame]233 "in3_PowerState": "Always",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]234 "in4_Name": "MB_P12V_MEM1_VOLT_V",
Peter Yin758aecd2024-05-10 15:18:44 +0800[diff] [blame]235 "in4_PowerState": "Always",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]236 "in4_Scale": 151.515151515,
Peter Yin758aecd2024-05-10 15:18:44 +0800[diff] [blame]237 "in5_Name": "MB_P1V8_CPU_RT_VOLT_V",
238 "in5_PowerState": "On"
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]239 },
240 {
241 "Address": "$address",
242 "Bus": "$bus",
243 "Name": "MB FRU",
244 "Type": "EEPROM"
245 },
246 {
247 "Address": "0x45",
248 "Bus": 23,
249 "Labels": [
250 "in1",
251 "curr1",
252 "power1"
253 ],
254 "Name": "MB_E1S0",
Peter Yin78f56a72024-08-16 17:16:40 +0800[diff] [blame]255 "PowerState": "On",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]256 "Thresholds": [
257 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]258 "Direction": "less than",
259 "Label": "in1",
260 "Name": "lower critical",
261 "Severity": 1,
262 "Value": 10.8
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]263 },
264 {
265 "Direction": "greater than",
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]266 "Label": "in1",
267 "Name": "upper critical",
268 "Severity": 1,
269 "Value": 13.2
270 },
271 {
272 "Direction": "greater than",
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]273 "Label": "curr1",
274 "Name": "upper critical",
275 "Severity": 1,
276 "Value": 2.1
277 },
278 {
279 "Direction": "greater than",
280 "Label": "power1",
281 "Name": "upper critical",
282 "Severity": 1,
283 "Value": 25.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]284 }
285 ],
286 "Type": "INA230",
287 "curr1_Name": "MB_E1S0_P12V_CURR_A",
288 "in1_Name": "MB_E1S0_P12V_VOLT_V",
289 "power1_Name": "MB_E1S0_P12V_PWR_W"
290 },
291 {
292 "Address": "0x45",
293 "Bus": 22,
294 "Labels": [
295 "in1",
296 "curr1",
297 "power1"
298 ],
299 "Name": "MB_E1S1",
Peter Yin78f56a72024-08-16 17:16:40 +0800[diff] [blame]300 "PowerState": "On",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]301 "Thresholds": [
302 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]303 "Direction": "less than",
304 "Label": "in1",
305 "Name": "lower critical",
306 "Severity": 1,
307 "Value": 10.8
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]308 },
309 {
310 "Direction": "greater than",
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]311 "Label": "in1",
312 "Name": "upper critical",
313 "Severity": 1,
314 "Value": 13.2
315 },
316 {
317 "Direction": "greater than",
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]318 "Label": "curr1",
319 "Name": "upper critical",
320 "Severity": 1,
321 "Value": 2.1
322 },
323 {
324 "Direction": "greater than",
325 "Label": "power1",
326 "Name": "upper critical",
327 "Severity": 1,
328 "Value": 25.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]329 }
330 ],
331 "Type": "INA230",
332 "curr1_Name": "MB_E1S1_P12V_CURR_A",
333 "in1_Name": "MB_E1S1_P12V_VOLT_V",
334 "power1_Name": "MB_E1S1_P12V_PWR_W"
335 },
336 {
Potin Lai7ab91b32024-02-03 18:17:30 +0800[diff] [blame]337 "Address": "0x45",
338 "Bus": 29,
339 "Labels": [
340 "in1",
341 "curr1",
342 "power1"
343 ],
344 "Name": "NIC_MEZZ",
345 "Thresholds": [
346 {
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]347 "Direction": "less than",
348 "Label": "in1",
349 "Name": "lower critical",
350 "Severity": 1,
351 "Value": 10.8
352 },
353 {
Potin Lai7ab91b32024-02-03 18:17:30 +0800[diff] [blame]354 "Direction": "greater than",
355 "Label": "in1",
356 "Name": "upper critical",
357 "Severity": 1,
358 "Value": 13.2
359 },
360 {
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]361 "Direction": "greater than",
362 "Label": "curr1",
363 "Name": "upper critical",
Potin Lai7ab91b32024-02-03 18:17:30 +0800[diff] [blame]364 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]365 "Value": 5.7
366 },
367 {
368 "Direction": "greater than",
369 "Label": "power1",
370 "Name": "upper critical",
371 "Severity": 1,
372 "Value": 75.0
Potin Lai7ab91b32024-02-03 18:17:30 +0800[diff] [blame]373 }
374 ],
375 "Type": "INA230",
376 "curr1_Name": "NIC_MEZZ_P12V_CURR_A",
377 "in1_Name": "NIC_MEZZ_P12V_VOLT_V",
378 "power1_Name": "NIC_MEZZ_P12V_PWR_W"
379 },
380 {
Peter Yinf5ac7402024-05-10 15:09:34 +0800[diff] [blame]381 "Address": "0x63",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]382 "Bus": 28,
383 "Labels": [
384 "iout1",
385 "vout1",
386 "pout1",
387 "temp1"
388 ],
389 "Name": "MB_VR_CPU_PVDD11",
Peter Yinf5ac7402024-05-10 15:09:34 +0800[diff] [blame]390 "PowerState": "On",
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]391 "Thresholds": [
392 {
393 "Direction": "greater than",
394 "Label": "iout1",
395 "Name": "upper critical",
396 "Severity": 1,
397 "Value": 59.0
398 },
399 {
400 "Direction": "less than",
401 "Label": "vout1",
402 "Name": "lower critical",
403 "Severity": 1,
404 "Value": 1.045
405 },
406 {
407 "Direction": "greater than",
408 "Label": "vout1",
409 "Name": "upper critical",
410 "Severity": 1,
411 "Value": 1.155
412 },
413 {
414 "Direction": "greater than",
415 "Label": "pout1",
416 "Name": "upper critical",
417 "Severity": 1,
418 "Value": 65.0
419 },
420 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]421 "Direction": "less than",
422 "Label": "temp1",
423 "Name": "lower critical",
424 "Severity": 1,
425 "Value": -1.0
426 },
427 {
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]428 "Direction": "greater than",
429 "Label": "temp1",
430 "Name": "upper critical",
431 "Severity": 1,
432 "Value": 105.0
433 }
434 ],
Peter Yinf5ac7402024-05-10 15:09:34 +0800[diff] [blame]435 "Type": "ISL69260",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]436 "iout1_Name": "MB_VR_CPU_PVDD11_CURR_A",
437 "pout1_Name": "MB_VR_CPU_PVDD11_PWR_W",
438 "temp1_Name": "MB_VR_CPU_PVDD11_TEMP_C",
439 "vout1_Name": "MB_VR_CPU_PVDD11_VOLT_V"
440 },
441 {
Peter Yinf5ac7402024-05-10 15:09:34 +0800[diff] [blame]442 "Address": "0x61",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]443 "Bus": 28,
444 "Labels": [
445 "iout1",
446 "iout2",
447 "vout1",
448 "vout2",
449 "pout1",
450 "pout2",
451 "temp1",
452 "temp2"
453 ],
454 "Name": "MB_VR_CPU_VCORE0_SOC",
Peter Yinf5ac7402024-05-10 15:09:34 +0800[diff] [blame]455 "PowerState": "On",
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]456 "Thresholds": [
457 {
458 "Direction": "greater than",
459 "Label": "iout1",
460 "Name": "upper critical",
461 "Severity": 1,
462 "Value": 318.0
463 },
464 {
465 "Direction": "greater than",
466 "Label": "iout2",
467 "Name": "upper critical",
468 "Severity": 1,
469 "Value": 210.0
470 },
471 {
472 "Direction": "less than",
473 "Label": "vout1",
474 "Name": "lower critical",
475 "Severity": 1,
476 "Value": 0.53
477 },
478 {
479 "Direction": "greater than",
480 "Label": "vout1",
481 "Name": "upper critical",
482 "Severity": 1,
483 "Value": 1.52
484 },
485 {
486 "Direction": "less than",
487 "Label": "vout2",
488 "Name": "lower critical",
489 "Severity": 1,
490 "Value": 0.73
491 },
492 {
493 "Direction": "greater than",
494 "Label": "vout2",
495 "Name": "upper critical",
496 "Severity": 1,
497 "Value": 1.22
498 },
499 {
500 "Direction": "greater than",
501 "Label": "pout1",
502 "Name": "upper critical",
503 "Severity": 1,
504 "Value": 175.0
505 },
506 {
507 "Direction": "greater than",
508 "Label": "pout2",
509 "Name": "upper critical",
510 "Severity": 1,
511 "Value": 105.0
512 },
513 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]514 "Direction": "less than",
515 "Label": "temp1",
516 "Name": "lower critical",
517 "Severity": 1,
518 "Value": -1.0
519 },
520 {
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]521 "Direction": "greater than",
522 "Label": "temp1",
523 "Name": "upper critical",
524 "Severity": 1,
525 "Value": 105.0
526 },
527 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]528 "Direction": "less than",
529 "Label": "temp2",
530 "Name": "lower critical",
531 "Severity": 1,
532 "Value": -1.0
533 },
534 {
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]535 "Direction": "greater than",
536 "Label": "temp2",
537 "Name": "upper critical",
538 "Severity": 1,
539 "Value": 105.0
540 }
541 ],
Peter Yinf5ac7402024-05-10 15:09:34 +0800[diff] [blame]542 "Type": "ISL69260",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]543 "iout1_Name": "MB_VR_CPU_VCORE0_CURR_A",
544 "iout2_Name": "MB_VR_CPU_SOC_CURR_A",
545 "pout1_Name": "MB_VR_CPU_VCORE0_PWR_W",
546 "pout2_Name": "MB_VR_CPU_SOC_PWR_W",
547 "temp1_Name": "MB_VR_CPU_VCORE0_TEMP_C",
548 "temp2_Name": "MB_VR_CPU_SOC_TEMP_C",
549 "vout1_Name": "MB_VR_CPU_VCORE0_VOLT_V",
550 "vout2_Name": "MB_VR_CPU_SOC_VOLT_V"
551 },
552 {
Peter Yinf5ac7402024-05-10 15:09:34 +0800[diff] [blame]553 "Address": "0x62",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]554 "Bus": 28,
555 "Labels": [
556 "iout1",
557 "iout2",
558 "vout1",
559 "vout2",
560 "pout1",
561 "pout2",
562 "temp1",
563 "temp2"
564 ],
565 "Name": "MB_VR_CPU_VCORE1_PDDIO",
Peter Yinf5ac7402024-05-10 15:09:34 +0800[diff] [blame]566 "PowerState": "On",
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]567 "Thresholds": [
568 {
569 "Direction": "greater than",
570 "Label": "iout1",
571 "Name": "upper critical",
572 "Severity": 1,
573 "Value": 318.0
574 },
575 {
576 "Direction": "greater than",
577 "Label": "iout2",
578 "Name": "upper critical",
579 "Severity": 1,
580 "Value": 133.0
581 },
582 {
583 "Direction": "less than",
584 "Label": "vout1",
585 "Name": "lower critical",
586 "Severity": 1,
587 "Value": 0.53
588 },
589 {
590 "Direction": "greater than",
591 "Label": "vout1",
592 "Name": "upper critical",
593 "Severity": 1,
594 "Value": 1.52
595 },
596 {
597 "Direction": "less than",
598 "Label": "vout2",
599 "Name": "lower critical",
600 "Severity": 1,
601 "Value": 0.88
602 },
603 {
604 "Direction": "greater than",
605 "Label": "vout2",
606 "Name": "upper critical",
607 "Severity": 1,
608 "Value": 1.22
609 },
610 {
611 "Direction": "greater than",
612 "Label": "pout1",
613 "Name": "upper critical",
614 "Severity": 1,
615 "Value": 175.0
616 },
617 {
618 "Direction": "greater than",
619 "Label": "pout2",
620 "Name": "upper critical",
621 "Severity": 1,
622 "Value": 120.0
623 },
624 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]625 "Direction": "less than",
626 "Label": "temp1",
627 "Name": "lower critical",
628 "Severity": 1,
629 "Value": -1.0
630 },
631 {
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]632 "Direction": "greater than",
633 "Label": "temp1",
634 "Name": "upper critical",
635 "Severity": 1,
636 "Value": 105.0
637 },
638 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]639 "Direction": "less than",
640 "Label": "temp2",
641 "Name": "lower critical",
642 "Severity": 1,
643 "Value": -1.0
644 },
645 {
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]646 "Direction": "greater than",
647 "Label": "temp2",
648 "Name": "upper critical",
649 "Severity": 1,
650 "Value": 105.0
651 }
652 ],
Peter Yinf5ac7402024-05-10 15:09:34 +0800[diff] [blame]653 "Type": "ISL69260",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]654 "iout1_Name": "MB_VR_CPU_VCORE1_CURR_A",
655 "iout2_Name": "MB_VR_CPU_PDDIO_CURR_A",
656 "pout1_Name": "MB_VR_CPU_VCORE1_PWR_W",
657 "pout2_Name": "MB_VR_CPU_PDDIO_PWR_W",
658 "temp1_Name": "MB_VR_CPU_VCORE1_TEMP_C",
659 "temp2_Name": "MB_VR_CPU_PDDIO_TEMP_C",
660 "vout1_Name": "MB_VR_CPU_VCORE1_VOLT_V",
661 "vout2_Name": "MB_VR_CPU_PDDIO_VOLT_V"
662 },
663 {
664 "Address": "0x20",
665 "Bus": 28,
666 "Labels": [
667 "iout1",
668 "vin",
669 "vout1",
Peter Yin670706a2024-05-30 22:02:20 +0800[diff] [blame]670 "pin",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]671 "temp1"
672 ],
673 "Name": "MB_HSC",
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]674 "Thresholds": [
675 {
676 "Direction": "greater than",
677 "Label": "iout1",
678 "Name": "upper critical",
679 "Severity": 1,
680 "Value": 72.0
681 },
682 {
683 "Direction": "less than",
684 "Label": "vin",
685 "Name": "lower critical",
686 "Severity": 1,
687 "Value": 10.8
688 },
689 {
690 "Direction": "greater than",
691 "Label": "vin",
692 "Name": "upper critical",
693 "Severity": 1,
694 "Value": 13.2
695 },
696 {
697 "Direction": "less than",
698 "Label": "vout1",
699 "Name": "lower critical",
700 "Severity": 1,
701 "Value": 10.8
702 },
703 {
704 "Direction": "greater than",
705 "Label": "vout1",
706 "Name": "upper critical",
707 "Severity": 1,
708 "Value": 13.2
709 },
710 {
711 "Direction": "greater than",
Peter Yin670706a2024-05-30 22:02:20 +0800[diff] [blame]712 "Label": "pin",
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]713 "Name": "upper critical",
714 "Severity": 1,
715 "Value": 950.0
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]716 },
717 {
718 "Direction": "greater than",
719 "Label": "temp1",
720 "Name": "upper critical",
721 "Severity": 1,
722 "Value": 80.0
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]723 }
724 ],
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]725 "Type": "MP5990",
726 "iout1_Name": "MB_HSC_CURR_A",
Peter Yinbd5ce912024-10-11 10:15:39 +0800[diff] [blame]727 "iout1_Offset": 0.41,
728 "iout1_Scale": 1010,
Peter Yin670706a2024-05-30 22:02:20 +0800[diff] [blame]729 "pin_Name": "MB_HSC_PWR_W",
Peter Yinbd5ce912024-10-11 10:15:39 +0800[diff] [blame]730 "pin_Offset": 6.42,
731 "pin_Scale": 1010101,
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]732 "temp1_Name": "MB_HSC_TEMP_C",
733 "vin_Name": "MB_HSC_VIN_VOLT_V",
734 "vout1_Name": "MB_HSC_VOUT_VOLT_V"
735 },
736 {
737 "Address": "0x6a",
738 "Bus": 23,
739 "Name": "MB_E1S0_TEMP_C",
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]740 "PowerState": "On",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]741 "Thresholds": [
742 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]743 "Direction": "less than",
744 "Name": "lower critical",
745 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]746 "Value": 5.0
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]747 },
748 {
749 "Direction": "greater than",
750 "Name": "upper critical",
751 "Severity": 1,
752 "Value": 70.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]753 }
754 ],
755 "Type": "NVME1000"
756 },
757 {
758 "Address": "0x6a",
759 "Bus": 22,
760 "Name": "MB_E1S1_TEMP_C",
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]761 "PowerState": "On",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]762 "Thresholds": [
763 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]764 "Direction": "less than",
765 "Name": "lower critical",
766 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]767 "Value": 5.0
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]768 },
769 {
770 "Direction": "greater than",
771 "Name": "upper critical",
772 "Severity": 1,
773 "Value": 70.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]774 }
775 ],
776 "Type": "NVME1000"
777 },
778 {
779 "Address": "0x24",
780 "Bus": 12,
781 "Name": "MB_RETIMER0_TEMP_C",
782 "PowerState": "On",
783 "Thresholds": [
784 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]785 "Direction": "less than",
786 "Name": "lower critical",
787 "Severity": 1,
788 "Value": -1.0
789 },
790 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]791 "Direction": "greater than",
792 "Name": "upper critical",
793 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]794 "Value": 100.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]795 }
796 ],
797 "Type": "PT5161L"
798 },
799 {
800 "Address": "0x24",
801 "Bus": 21,
802 "Name": "MB_RETIMER1_TEMP_C",
803 "PowerState": "On",
804 "Thresholds": [
805 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]806 "Direction": "less than",
807 "Name": "lower critical",
808 "Severity": 1,
809 "Value": -1.0
810 },
811 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]812 "Direction": "greater than",
813 "Name": "upper critical",
814 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]815 "Value": 100.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]816 }
817 ],
818 "Type": "PT5161L"
819 },
820 {
821 "Address": "0x3C",
822 "Bus": 7,
823 "Labels": [
824 "power1",
825 "power2",
826 "power3",
827 "power4",
828 "power5",
829 "power6",
830 "power7",
831 "power8",
832 "power9",
833 "temp1",
834 "temp2",
835 "temp3",
836 "temp4",
837 "temp5",
838 "temp6",
839 "temp7",
840 "temp8"
841 ],
842 "Name": "SBRMI",
843 "PowerState": "BiosPost",
844 "Thresholds": [
845 {
846 "Direction": "greater than",
847 "Label": "power1",
848 "Name": "upper critical",
849 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]850 "Value": 640.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]851 },
852 {
853 "Direction": "greater than",
Daniel Hsucc5b2af2024-06-11 15:15:35 +0800[diff] [blame]854 "Label": "power2",
855 "Name": "upper critical",
856 "Severity": 1,
857 "Value": 14.0
858 },
859 {
860 "Direction": "greater than",
861 "Label": "power3",
862 "Name": "upper critical",
863 "Severity": 1,
864 "Value": 14.0
865 },
866 {
867 "Direction": "greater than",
868 "Label": "power4",
869 "Name": "upper critical",
870 "Severity": 1,
871 "Value": 14.0
872 },
873 {
874 "Direction": "greater than",
875 "Label": "power5",
876 "Name": "upper critical",
877 "Severity": 1,
878 "Value": 14.0
879 },
880 {
881 "Direction": "greater than",
882 "Label": "power6",
883 "Name": "upper critical",
884 "Severity": 1,
885 "Value": 14.0
886 },
887 {
888 "Direction": "greater than",
889 "Label": "power7",
890 "Name": "upper critical",
891 "Severity": 1,
892 "Value": 14.0
893 },
894 {
895 "Direction": "greater than",
896 "Label": "power8",
897 "Name": "upper critical",
898 "Severity": 1,
899 "Value": 14.0
900 },
901 {
902 "Direction": "greater than",
903 "Label": "power9",
904 "Name": "upper critical",
905 "Severity": 1,
906 "Value": 14.0
907 },
908 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]909 "Direction": "less than",
910 "Label": "temp1",
911 "Name": "lower critical",
912 "Severity": 1,
913 "Value": -1.0
914 },
915 {
Daniel Hsucc5b2af2024-06-11 15:15:35 +0800[diff] [blame]916 "Direction": "greater than",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]917 "Label": "temp1",
918 "Name": "upper critical",
919 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]920 "Value": 80.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]921 },
922 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]923 "Direction": "less than",
924 "Label": "temp2",
925 "Name": "lower critical",
926 "Severity": 1,
927 "Value": -1.0
928 },
929 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]930 "Direction": "greater than",
931 "Label": "temp2",
932 "Name": "upper critical",
933 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]934 "Value": 80.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]935 },
936 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]937 "Direction": "less than",
938 "Label": "temp3",
939 "Name": "lower critical",
940 "Severity": 1,
941 "Value": -1.0
942 },
943 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]944 "Direction": "greater than",
945 "Label": "temp3",
946 "Name": "upper critical",
947 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]948 "Value": 80.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]949 },
950 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]951 "Direction": "less than",
952 "Label": "temp4",
953 "Name": "lower critical",
954 "Severity": 1,
955 "Value": -1.0
956 },
957 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]958 "Direction": "greater than",
959 "Label": "temp4",
960 "Name": "upper critical",
961 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]962 "Value": 80.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]963 },
964 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]965 "Direction": "less than",
966 "Label": "temp5",
967 "Name": "lower critical",
968 "Severity": 1,
969 "Value": -1.0
970 },
971 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]972 "Direction": "greater than",
973 "Label": "temp5",
974 "Name": "upper critical",
975 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]976 "Value": 80.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]977 },
978 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]979 "Direction": "less than",
980 "Label": "temp6",
981 "Name": "lower critical",
982 "Severity": 1,
983 "Value": -1.0
984 },
985 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]986 "Direction": "greater than",
987 "Label": "temp6",
988 "Name": "upper critical",
989 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]990 "Value": 80.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]991 },
992 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]993 "Direction": "less than",
994 "Label": "temp7",
995 "Name": "lower critical",
996 "Severity": 1,
997 "Value": -1.0
998 },
999 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]1000 "Direction": "greater than",
1001 "Label": "temp7",
1002 "Name": "upper critical",
1003 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]1004 "Value": 80.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]1005 },
1006 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]1007 "Direction": "less than",
1008 "Label": "temp8",
1009 "Name": "lower critical",
1010 "Severity": 1,
1011 "Value": -1.0
1012 },
1013 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]1014 "Direction": "greater than",
1015 "Label": "temp8",
1016 "Name": "upper critical",
1017 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]1018 "Value": 80.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]1019 }
1020 ],
1021 "Type": "SBRMI",
1022 "power1_Name": "MB_CPU_PKG_PWR_W",
1023 "power2_Name": "MB_DIMM_A0_PWR_W",
1024 "power3_Name": "MB_DIMM_A1_PWR_W",
1025 "power4_Name": "MB_DIMM_A2_PWR_W",
1026 "power5_Name": "MB_DIMM_A4_PWR_W",
1027 "power6_Name": "MB_DIMM_A6_PWR_W",
1028 "power7_Name": "MB_DIMM_A7_PWR_W",
1029 "power8_Name": "MB_DIMM_A8_PWR_W",
1030 "power9_Name": "MB_DIMM_A10_PWR_W",
1031 "temp1_Name": "MB_DIMM_A0_TEMP_C",
1032 "temp2_Name": "MB_DIMM_A1_TEMP_C",
1033 "temp3_Name": "MB_DIMM_A2_TEMP_C",
1034 "temp4_Name": "MB_DIMM_A4_TEMP_C",
1035 "temp5_Name": "MB_DIMM_A6_TEMP_C",
1036 "temp6_Name": "MB_DIMM_A7_TEMP_C",
1037 "temp7_Name": "MB_DIMM_A8_TEMP_C",
1038 "temp8_Name": "MB_DIMM_A10_TEMP_C"
1039 },
1040 {
1041 "Address": "0x4C",
1042 "Bus": 7,
1043 "Name": "MB_CPU_TEMP_C",
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]1044 "PowerState": "BiosPost",
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]1045 "Thresholds": [
1046 {
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]1047 "Direction": "less than",
1048 "Name": "lower critical",
1049 "Severity": 1,
1050 "Value": -1.0
1051 },
1052 {
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]1053 "Direction": "greater than",
1054 "Name": "upper critical",
1055 "Severity": 1,
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]1056 "Value": 95.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]1057 }
1058 ],
1059 "Type": "SBTSI"
1060 },
1061 {
1062 "Address": "0x49",
1063 "Bus": 29,
1064 "Name": "MB_OUTLET_TEMP_C",
1065 "Thresholds": [
1066 {
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]1067 "Direction": "less than",
1068 "Name": "lower critical",
1069 "Severity": 1,
1070 "Value": 5.0
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]1071 },
1072 {
1073 "Direction": "greater than",
1074 "Name": "upper critical",
1075 "Severity": 1,
1076 "Value": 80.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]1077 }
1078 ],
1079 "Type": "TMP75"
1080 },
1081 {
1082 "Address": "0x4A",
1083 "Bus": 29,
1084 "Name": "MB_INLET_TEMP_C",
1085 "Thresholds": [
1086 {
Daniel Hsu78a07722024-03-18 13:38:01 +0800[diff] [blame]1087 "Direction": "less than",
1088 "Name": "lower critical",
1089 "Severity": 1,
1090 "Value": 5.0
Daniel Hsuceeba892024-08-28 15:58:13 +0800[diff] [blame]1091 },
1092 {
1093 "Direction": "greater than",
1094 "Name": "upper critical",
1095 "Severity": 1,
1096 "Value": 60.0
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]1097 }
1098 ],
1099 "Type": "TMP75"
1100 }
1101 ],
1102 "Name": "Harma MB",
Peter Yin1843db12024-05-10 15:12:21 +0800[diff] [blame]1103 "Probe": [
1104 "xyz.openbmc_project.FruDevice({'BOARD_PRODUCT_NAME': 'Harma MB EVT', 'BOARD_PART_NUMBER': '3BF0MMA0040'})",
1105 "OR",
Peter Yincbeb17b2024-06-05 00:25:14 +0800[diff] [blame]1106 "xyz.openbmc_project.FruDevice({'BOARD_PRODUCT_NAME': 'Harma MB EVT', 'BOARD_PART_NUMBER': '3BF0MMA0080'})",
1107 "OR",
1108 "xyz.openbmc_project.FruDevice({'BOARD_PRODUCT_NAME': 'Harma MB ', 'BOARD_INFO_AM4': 'vr-isl'})"
Peter Yin1843db12024-05-10 15:12:21 +0800[diff] [blame]1109 ],
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]1110 "Type": "Board",
1111 "xyz.openbmc_project.Inventory.Decorator.Asset": {
Peter Yin5501ee32024-05-15 16:17:12 +0800[diff] [blame]1112 "BuildDate": "$BOARD_MANUFACTURE_DATE",
Peter Yin91c92902024-05-15 16:17:12 +0800[diff] [blame]1113 "Manufacturer": "$BOARD_MANUFACTURER",
1114 "Model": "$BOARD_PRODUCT_NAME",
1115 "PartNumber": "$BOARD_PART_NUMBER",
Peter Yin05cdf042024-06-05 00:54:29 +0800[diff] [blame]1116 "SerialNumber": "$BOARD_SERIAL_NUMBER",
1117 "SparePartNumber": "$BOARD_INFO_AM1"
Peter Yin91c92902024-05-15 16:17:12 +0800[diff] [blame]1118 },
Peter Yin141718c2024-07-15 23:27:01 +0800[diff] [blame]1119 "xyz.openbmc_project.Inventory.Decorator.AssetTag": {
1120 "AssetTag": "$PRODUCT_ASSET_TAG"
1121 },
Peter Yin91c92902024-05-15 16:17:12 +0800[diff] [blame]1122 "xyz.openbmc_project.Inventory.Item.Board.Motherboard": {
1123 "ProductId": 1
Potin Lai16152b52023-10-31 18:48:02 +0800[diff] [blame]1124 }
1125}