Gitiles
Code Review Sign In
gerrit.openbmc.org / premsjha / op-build / 5f32b682576d98f29b85d4f321571e3267207e7f / . / openpower / configs / hostboot / witherspoon.config
blob: 53210bd9228c61f0b263981dbebf285c54786172 [file] [log] [blame]
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]1# The Serial Flash Controller is the AST2400 BMC.
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]2set SFC_IS_AST2500
Prachi Gupta6aabb9e2016-11-17 17:20:48 -0600[diff] [blame]3unset SFC_IS_AST2400
4unset BMC_DOES_SFC_INIT
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]5unset SFC_IS_IBM_DPSS
6set ALLOW_MICRON_PNOR
7set ALLOW_MACRONIX_PNOR
8
9# VPD options.
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]10set MVPD_READ_FROM_HW
11set MVPD_WRITE_TO_HW
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]12set MVPD_READ_FROM_PNOR
13set MVPD_WRITE_TO_PNOR
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]14set DJVPD_READ_FROM_HW
Prachi Gupta5f32b682017-01-31 09:25:06 -0600[diff] [blame^]15set DJVPD_WRITE_TO_HW
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]16set DJVPD_READ_FROM_PNOR
17set DJVPD_WRITE_TO_PNOR
Prachi Gupta5f32b682017-01-31 09:25:06 -0600[diff] [blame^]18unset MEMVPD_READ_FROM_HW
19unset MEMVPD_WRITE_TO_HW
20set MEMVPD_READ_FROM_PNOR
21set MEMVPD_WRITE_TO_PNOR
22unset PVPD_READ_FROM_HW
23unset PVPD_WRITE_TO_HW
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]24set PVPD_READ_FROM_PNOR
25set PVPD_WRITE_TO_PNOR
26unset CDIMM_FORMAT_FOR_CVPD
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]27
28# gpio config
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]29set GPIODD
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]30unset PALMETTO_VDDR
31
32# Enable SBE updates
33unset SBE_UPDATE_INDEPENDENT
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]34unset SBE_UPDATE_SEQUENTIAL
35set NO_SBE_UPDATES
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]36
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]37unset PCIE_HOTPLUG_CONTROLLER
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]38
39# turn on console output
Matt Ploetzf1dffc72016-10-26 17:17:01 -0500[diff] [blame]40set CONSOLE
41set BMC_AST2500
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]42
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]43set DISABLE_HOSTBOOT_RUNTIME
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]44
45# Compile in hostboot runtime PRD
46set HBRT_PRD
47unset HTMGT
48unset START_OCC_DURING_BOOT
49
50#PNOR flags
51unset PNOR_TWO_SIDE_SUPPORT
52
53unset BMC_BT_LPC_IPMI
54
55# Enable Checktop Analysis
56unset ENABLE_CHECKSTOP_ANALYSIS
57unset IPLTIME_CHECKSTOP_ANALYSIS
58
59# Hostboot will detect hardware changes
60unset HOST_HCDB_SUPPORT
61
62# set for trace debug to console
63unset CONSOLE_OUTPUT_TRACE
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]64
65unset CONFIG_SECUREBOOT
66unset CONFIG_TPMDD
67unset CONFIG_TPM_NUVOTON