Gitiles
Code Review Sign In
gerrit.openbmc.org / mdmillerii / openbmc / a7df7db0f4936c4da9b162ededf712ab4d50a60b / . / meta-ibm / recipes-bsp / u-boot / u-boot-aspeed-sdk / p10bmc / ibm.json
blob: 23f7bf992bed5a28fa33e22921884ccd9d8e6a7e [file] [log] [blame]
Andrew Jeffery8c8fb8b2022-01-27 10:19:17 +1030[diff] [blame]1{
Joel Stanley6c1b2422022-06-07 11:27:12 +0930[diff] [blame]2 "name": "p10bmc",
Andrew Jeffery8c8fb8b2022-01-27 10:19:17 +1030[diff] [blame]3 "version": "A3",
4 "data_region": {
Andrew Jeffery352822e2022-12-15 12:21:45 +1030[diff] [blame]5 "patch": true,
Andrew Jeffery8c8fb8b2022-01-27 10:19:17 +1030[diff] [blame]6 "ecc_region": true,
7 "key": [
8 {
9 "types": "rsa_pub_oem",
10 "key_pem": "rsa_pub_oem_dss_key.pem",
11 "offset": "0x40",
12 "number_id": 0,
13 "sha_mode": "SHA512"
14 },
15 {
16 "types": "rsa_pub_oem",
Andrew Jeffery7ecd9d92022-05-24 10:08:30 +0930[diff] [blame]17 "key_pem": "P10BMCAspeedSBPubKey_2.pem",
Andrew Jeffery8c8fb8b2022-01-27 10:19:17 +1030[diff] [blame]18 "offset": "0x240",
19 "number_id": 1,
20 "sha_mode": "SHA512"
21 },
22 {
23 "types": "rsa_pub_oem",
Andrew Jeffery7ecd9d92022-05-24 10:08:30 +0930[diff] [blame]24 "key_pem": "P10BMCAspeedSBPubKey_3.pem",
Andrew Jeffery8c8fb8b2022-01-27 10:19:17 +1030[diff] [blame]25 "offset": "0x440",
26 "number_id": 2,
27 "sha_mode": "SHA512"
Andrew Jeffery8c8fb8b2022-01-27 10:19:17 +1030[diff] [blame]28 }
Andrew Jeffery352822e2022-12-15 12:21:45 +1030[diff] [blame]29 ],
30 "user_data": [
31 {
32 "types": "dw_hex",
33 "file": "emmc_patch.hex",
34 "offset": "0x1B80"
35 }
Andrew Jeffery8c8fb8b2022-01-27 10:19:17 +1030[diff] [blame]36 ]
37 },
38 "config_region": {
39 "Disable OTP Memory BIST Mode": true,
40 "Enable Secure Boot": false,
41 "User region ECC enable": true,
42 "Secure Region ECC enable": false,
43 "Disable low security key": false,
44 "Ignore Secure Boot hardware strap": false,
45 "Secure Boot Mode": "Mode_2",
46 "Disable Uart Message of ROM code": false,
47 "Secure crypto RSA length": "RSA4096",
48 "Hash mode": "SHA512",
Andrew Jeffery352822e2022-12-15 12:21:45 +1030[diff] [blame]49 "Disable patch code": false,
Andrew Jeffery8c8fb8b2022-01-27 10:19:17 +1030[diff] [blame]50 "Disable Boot from Uart": false,
51 "Secure Region size": "0x0",
52 "Write Protect: Secure Region": true,
53 "Write Protect: User region": true,
54 "Write Protect: Configure region": true,
55 "Write Protect: OTP strap region": true,
56 "Copy Boot Image to Internal SRAM": true,
57 "Enable image encryption": false,
58 "Enable write Protect of OTP key retire bits": false,
59 "Disable Auto Boot from UART or VUART": false,
60 "OTP memory lock enable": false,
61 "Key Revision": "0x0",
62 "Secure boot header offset": "0x0",
63 "Boot From UART Port Selection": "UART5",
64 "Disable Auto Boot from UART": false,
65 "Disable Auto Boot from VUART2 over PCIE": true,
66 "Disable Auto Boot from VUART2 over LPC": true,
67 "Disable ROM code based programming control": true,
68 "Rollback prevention shift bit number": "0x0",
69 "Extra Data Write Protection Region Size": "0x0",
70 "Erase signature data after secure boot check": false,
71 "Erase RSA public key after secure boot check": false,
Andrew Jeffery8c8fb8b2022-01-27 10:19:17 +1030[diff] [blame]72 "User define data: random number low": "0x0",
73 "User define data: random number high": "0x0",
74 "Manifest ID": "0x0",
Andrew Jeffery352822e2022-12-15 12:21:45 +1030[diff] [blame]75 "Patch code location": "0x6E0",
76 "Patch code size": "0x18"
Andrew Jeffery8c8fb8b2022-01-27 10:19:17 +1030[diff] [blame]77 },
78 "otp_strap": {
79 "Enable secure boot": { "value": false },
80 "Enable boot from eMMC": { "value": true },
81 "Boot from debug SPI": { "value": false },
82 "Disable ARM CM3": { "value": true },
83 "Enable dedicated VGA BIOS ROM": { "value": false },
84 "MAC 1 RMII mode": { "value": "RMII/NCSI" },
85 "MAC 2 RMII mode": { "value": "RMII/NCSI" },
86 "CPU frequency": { "value": "1.2GHz" },
87 "HCLK ratio": { "value": "default" },
88 "VGA memory size": { "value": "16MB" },
89 "CPU/AXI clock ratio": { "value": "2:1" },
90 "Disable ARM JTAG debug": { "value": true },
91 "VGA class code": { "value": "vga_device" },
92 "Disable debug 0": { "value": false },
93 "Boot from eMMC speed mode": { "value": "normal" },
94 "Enable PCIe EHCI": { "value": false },
95 "Disable ARM JTAG trust world debug": { "value": true },
96 "Disable dedicated BMC function": { "value": false },
97 "Enable dedicate PCIe RC reset": { "value": false },
98 "Disable watchdog to reset full chip": { "value": false },
99 "Internal bridge speed selection": { "value": "1x" },
100 "Disable RVAS function": { "value": false },
101 "MAC 3 RMII mode": { "value": "RMII/NCSI" },
102 "MAC 4 RMII mode": { "value": "RMII/NCSI" },
103 "SuperIO configuration address selection": { "value": "0x2e" },
104 "Disable LPC to decode SuperIO": { "value": true },
105 "Disable debug 1": { "value": false },
106 "Enable ACPI": { "value": false },
107 "Select LPC/eSPI": { "value": "LPC" },
108 "Enable SAFS": { "value": false },
109 "Enable boot from uart5": { "value": false },
110 "Enable boot SPI 3B address mode auto-clear": { "value": false },
111 "Enable SPI 3B/4B address mode auto detection": { "value": false },
112 "Enable boot SPI or eMMC ABR": { "value": true },
113 "Boot SPI ABR Mode": { "value": "dual" },
114 "Boot SPI flash size": { "value": "0" },
115 "Enable host SPI ABR": { "value": false },
116 "Enable host SPI ABR mode select pin": { "value": false },
117 "Host SPI ABR Mode": { "value": "dual" },
118 "Host SPI flash size": { "value": "0" },
119 "Enable boot SPI auxiliary control pins": { "value": false },
120 "Boot SPI CRTM size": { "value": "0" },
121 "Host SPI CRTM size": { "value": "0" },
122 "Enable host SPI auxiliary control pins": { "value": false },
123 "Enable GPIO Pass Through": { "value": false },
124 "Enable Dedicate GPIO Strap Pins": { "value": false }
125 }
126}