Gitiles
Code Review Sign In
gerrit.openbmc.org / openbmc / entity-manager / refs/heads/master / . / configurations / meta / yosemite4_sentineldome_t2.json
blob: 722e40951b7ef9c5b5b6b3455c239ccca9ba700f [file] [log] [blame]
Delphine CC Chiue41b5cb2023-11-30 16:13:52 +0800[diff] [blame]1{
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]2 "Exposes": [
3 {
4 "CheckHysteresisWithSetpoint": true,
5 "Class": "temp",
6 "DCoefficient": 0.0,
7 "FFGainCoefficient": 0.0,
8 "FFOffCoefficient": 0.0,
9 "ICoefficient": -0.035,
10 "ILimitMax": 100,
11 "ILimitMin": -50,
Ricky CX Wud3f58402024-09-13 17:13:42 +0800[diff] [blame]12 "InputUnavailableAsFailed": false,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]13 "Inputs": [
Eric Yang582d24f2025-01-16 17:23:03 +0800[diff] [blame]14 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A0_TEMP_C",
15 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A1_TEMP_C",
16 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A2_TEMP_C",
17 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A3_TEMP_C",
18 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A4_TEMP_C",
19 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A5_TEMP_C",
20 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A6_TEMP_C",
21 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A7_TEMP_C",
22 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A8_TEMP_C",
23 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A9_TEMP_C",
24 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A10_TEMP_C",
25 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A11_TEMP_C"
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]26 ],
Ricky CX Wu979eedc2024-09-03 16:28:06 +0800[diff] [blame]27 "Name": "PID_MB_DIMM_Slot $bus % 15",
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]28 "NegativeHysteresis": 2.0,
29 "OutLimitMax": 100,
30 "OutLimitMin": 0,
31 "PCoefficient": -3.0,
32 "PositiveHysteresis": 0.0,
33 "SetPoint": 75.0,
34 "SlewNeg": 0.0,
35 "SlewPos": 0.0,
36 "Type": "Pid",
37 "Zones": [
38 "Zone 1"
39 ]
40 },
41 {
42 "CheckHysteresisWithSetpoint": true,
43 "Class": "temp",
44 "DCoefficient": 0.0,
45 "FFGainCoefficient": 0.0,
46 "FFOffCoefficient": 0.0,
47 "ICoefficient": -0.035,
48 "ILimitMax": 100,
49 "ILimitMin": -50,
Ricky CX Wud3f58402024-09-13 17:13:42 +0800[diff] [blame]50 "InputUnavailableAsFailed": false,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]51 "Inputs": [
Lora Lin9790e9e2024-10-21 09:05:48 +0800[diff] [blame]52 "SENTINEL_DOME_SLOT $bus % 15 MB_CPU_TEMP_C"
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]53 ],
Ricky CX Wu979eedc2024-09-03 16:28:06 +0800[diff] [blame]54 "Name": "PID_MB_CPU_Slot $bus % 15",
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]55 "NegativeHysteresis": 3.0,
56 "OutLimitMax": 100,
57 "OutLimitMin": 0,
58 "PCoefficient": -5.5,
59 "PositiveHysteresis": 0.0,
60 "SetPoint": 74.0,
61 "SlewNeg": 0.0,
62 "SlewPos": 0.0,
63 "Type": "Pid",
64 "Zones": [
65 "Zone 1"
66 ]
67 },
68 {
69 "CheckHysteresisWithSetpoint": true,
70 "Class": "temp",
71 "DCoefficient": 0.0,
72 "FFGainCoefficient": 0.0,
73 "FFOffCoefficient": 0.0,
Ricky CX Wu1ee32352024-10-04 17:07:19 +0800[diff] [blame]74 "ICoefficient": -0.035,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]75 "ILimitMax": 100,
76 "ILimitMin": -50,
Ricky CX Wud3f58402024-09-13 17:13:42 +0800[diff] [blame]77 "InputUnavailableAsFailed": false,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]78 "Inputs": [
Lora Lin9790e9e2024-10-21 09:05:48 +0800[diff] [blame]79 "SENTINEL_DOME_SLOT $bus % 15 MB_SSD_BOOT_TEMP_C"
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]80 ],
Ricky CX Wu979eedc2024-09-03 16:28:06 +0800[diff] [blame]81 "Name": "PID_MB_SSD_BOOT_Slot $bus % 15",
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]82 "NegativeHysteresis": 2.0,
83 "OutLimitMax": 100,
84 "OutLimitMin": 0,
Ricky CX Wu1ee32352024-10-04 17:07:19 +0800[diff] [blame]85 "PCoefficient": -5.5,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]86 "PositiveHysteresis": 0.0,
87 "SetPoint": 68.0,
88 "SlewNeg": 0.0,
89 "SlewPos": 0.0,
90 "Type": "Pid",
91 "Zones": [
92 "Zone 1"
93 ]
94 },
95 {
96 "CheckHysteresisWithSetpoint": true,
97 "Class": "temp",
98 "DCoefficient": 0.0,
99 "FFGainCoefficient": 0.0,
100 "FFOffCoefficient": 0.0,
Ricky CX Wu1ee32352024-10-04 17:07:19 +0800[diff] [blame]101 "ICoefficient": -0.035,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]102 "ILimitMax": 100,
103 "ILimitMin": -50,
Ricky CX Wud3f58402024-09-13 17:13:42 +0800[diff] [blame]104 "InputUnavailableAsFailed": false,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]105 "Inputs": [
Lora Lin9790e9e2024-10-21 09:05:48 +0800[diff] [blame]106 "SENTINEL_DOME_SLOT $bus % 15 MB_SSD_DATA_TEMP_C"
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]107 ],
Ricky CX Wu979eedc2024-09-03 16:28:06 +0800[diff] [blame]108 "Name": "PID_MB_SSD_DATA_Slot $bus % 15",
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]109 "NegativeHysteresis": 2.0,
110 "OutLimitMax": 100,
111 "OutLimitMin": 0,
Ricky CX Wu1ee32352024-10-04 17:07:19 +0800[diff] [blame]112 "PCoefficient": -5.5,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]113 "PositiveHysteresis": 0.0,
114 "SetPoint": 68.0,
115 "SlewNeg": 0.0,
116 "SlewPos": 0.0,
117 "Type": "Pid",
118 "Zones": [
119 "Zone 1"
120 ]
121 },
122 {
123 "CheckHysteresisWithSetpoint": true,
124 "Class": "temp",
125 "DCoefficient": 0.0,
126 "FFGainCoefficient": 0.0,
127 "FFOffCoefficient": 0.0,
128 "ICoefficient": -0.02,
129 "ILimitMax": 100,
130 "ILimitMin": -50,
Ricky CX Wud3f58402024-09-13 17:13:42 +0800[diff] [blame]131 "InputUnavailableAsFailed": false,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]132 "Inputs": [
Lora Lin9790e9e2024-10-21 09:05:48 +0800[diff] [blame]133 "SENTINEL_DOME_SLOT $bus % 15 MB_VR_CPU0_TEMP_C",
134 "SENTINEL_DOME_SLOT $bus % 15 MB_VR_SOC_TEMP_C",
135 "SENTINEL_DOME_SLOT $bus % 15 MB_VR_CPU1_TEMP_C",
136 "SENTINEL_DOME_SLOT $bus % 15 MB_VR_PVDDIO_TEMP_C",
137 "SENTINEL_DOME_SLOT $bus % 15 MB_VR_PVDD11_TEMP_C"
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]138 ],
Ricky CX Wu979eedc2024-09-03 16:28:06 +0800[diff] [blame]139 "Name": "PID_MB_VR_Slot $bus % 15",
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]140 "NegativeHysteresis": 3.0,
141 "OutLimitMax": 100,
142 "OutLimitMin": 0,
143 "PCoefficient": -3.0,
144 "PositiveHysteresis": 0.0,
145 "SetPoint": 90.0,
146 "SlewNeg": 0.0,
147 "SlewPos": 0.0,
148 "Type": "Pid",
149 "Zones": [
150 "Zone 1"
151 ]
152 },
153 {
154 "Class": "temp",
Ricky CX Wud3f58402024-09-13 17:13:42 +0800[diff] [blame]155 "InputUnavailableAsFailed": false,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]156 "Inputs": [
Lora Lin9790e9e2024-10-21 09:05:48 +0800[diff] [blame]157 "SENTINEL_DOME_SLOT $bus % 15 MB_INLET_TEMP_C",
158 "SENTINEL_DOME_SLOT $bus % 15 MB_OUTLET_TEMP_C"
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]159 ],
Ricky CX Wu979eedc2024-09-03 16:28:06 +0800[diff] [blame]160 "Name": "Stepwise_MB_INLET_OUTLET_TEMP_Slot $bus % 15",
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]161 "NegativeHysteresis": 0,
162 "Output": [
Ricky CX Wu724d45d2024-11-15 15:38:28 +0800[diff] [blame]163 10.0
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]164 ],
165 "PositiveHysteresis": 0,
166 "Reading": [
167 20.0
168 ],
169 "Type": "Stepwise",
170 "Zones": [
171 "Zone 1"
172 ]
173 },
174 {
175 "Class": "temp",
Ricky CX Wud3f58402024-09-13 17:13:42 +0800[diff] [blame]176 "InputUnavailableAsFailed": false,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]177 "Inputs": [
Ricky CX Wu65911162024-12-12 17:22:40 +0800[diff] [blame]178 "SENTINEL_DOME_SLOT $bus % 15 MB_FIO_TEMP_C"
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]179 ],
Ricky CX Wu979eedc2024-09-03 16:28:06 +0800[diff] [blame]180 "Name": "Stepwise_MB_FIO_Slot $bus % 15",
Ricky CX Wu65911162024-12-12 17:22:40 +0800[diff] [blame]181 "NegativeHysteresis": 0,
182 "Output": [
183 10.0
184 ],
185 "PositiveHysteresis": 0,
186 "Reading": [
187 20.0
188 ],
189 "Type": "Stepwise",
190 "Zones": [
191 "Zone 1"
192 ]
193 },
194 {
195 "Class": "temp",
196 "InputUnavailableAsFailed": false,
197 "Inputs": [
198 "CALIBRATED_SENTINEL_DOME_SLOT $bus % 15 MB_FIO_TEMP_C"
199 ],
200 "Name": "Stepwise_CALIBRATED_MB_FIO_Slot $bus % 15",
Ricky CX Wu1ee32352024-10-04 17:07:19 +0800[diff] [blame]201 "NegativeHysteresis": 1,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]202 "Output": [
203 20.0,
204 21.0,
205 22.0,
206 23.0,
207 24.0,
208 25.0,
209 26.0,
210 27.0,
211 28.0,
212 29.0,
213 30.0,
Ricky CX Wu2826f402024-10-24 13:25:59 +0800[diff] [blame]214 32.0,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]215 33.0,
216 35.0,
217 37.0,
218 38.0,
219 39.0,
220 40.0,
Ricky CX Wu1ee32352024-10-04 17:07:19 +0800[diff] [blame]221 41.0,
Ricky CX Wu2826f402024-10-24 13:25:59 +0800[diff] [blame]222 42.0
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]223 ],
224 "PositiveHysteresis": 0,
225 "Reading": [
226 20.0,
227 21.0,
228 22.0,
229 23.0,
230 24.0,
231 25.0,
232 26.0,
233 27.0,
234 28.0,
235 29.0,
236 30.0,
237 31.0,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]238 33.0,
239 34.0,
240 35.0,
241 36.0,
242 37.0,
243 38.0,
Ricky CX Wu1ee32352024-10-04 17:07:19 +0800[diff] [blame]244 39.0,
Ricky CX Wu2826f402024-10-24 13:25:59 +0800[diff] [blame]245 40.0
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]246 ],
247 "Type": "Stepwise",
248 "Zones": [
249 "Zone 1"
250 ]
251 },
252 {
253 "Class": "temp",
Ricky CX Wud3f58402024-09-13 17:13:42 +0800[diff] [blame]254 "InputUnavailableAsFailed": false,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]255 "Inputs": [
Eric Yang582d24f2025-01-16 17:23:03 +0800[diff] [blame]256 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A0_TEMP_C",
257 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A1_TEMP_C",
258 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A2_TEMP_C",
259 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A3_TEMP_C",
260 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A4_TEMP_C",
261 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A5_TEMP_C",
262 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A6_TEMP_C",
263 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A7_TEMP_C",
264 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A8_TEMP_C",
265 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A9_TEMP_C",
266 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A10_TEMP_C",
267 "SENTINEL_DOME_SLOT $bus % 15 MB_DIMM_A11_TEMP_C"
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]268 ],
Ricky CX Wu979eedc2024-09-03 16:28:06 +0800[diff] [blame]269 "Name": "Stepwise_MB_DIMM_Slot $bus % 15",
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]270 "NegativeHysteresis": 2,
271 "Output": [
272 20.0,
273 22.0,
274 24.0,
275 26.0,
276 28.0,
277 30.0
278 ],
279 "PositiveHysteresis": 0,
280 "Reading": [
281 65.0,
282 66.0,
283 67.0,
284 68.0,
285 69.0,
286 70.0
287 ],
288 "Type": "Stepwise",
289 "Zones": [
290 "Zone 1"
291 ]
292 },
293 {
294 "Class": "temp",
Ricky CX Wud3f58402024-09-13 17:13:42 +0800[diff] [blame]295 "InputUnavailableAsFailed": false,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]296 "Inputs": [
Lora Lin9790e9e2024-10-21 09:05:48 +0800[diff] [blame]297 "SENTINEL_DOME_SLOT $bus % 15 MB_CPU_TEMP_C"
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]298 ],
Ricky CX Wu979eedc2024-09-03 16:28:06 +0800[diff] [blame]299 "Name": "Stepwise_MB_CPU_Slot $bus % 15",
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]300 "NegativeHysteresis": 3,
301 "Output": [
302 20.0,
303 25.0,
304 30.0,
305 35.0,
306 40.0,
307 45.0,
308 50.0,
309 55.0,
310 60.0
311 ],
312 "PositiveHysteresis": 0,
313 "Reading": [
314 66.0,
315 67.0,
316 68.0,
317 69.0,
318 70.0,
319 71.0,
320 72.0,
321 73.0,
322 74.0
323 ],
324 "Type": "Stepwise",
325 "Zones": [
326 "Zone 1"
327 ]
328 },
329 {
330 "Class": "temp",
Ricky CX Wud3f58402024-09-13 17:13:42 +0800[diff] [blame]331 "InputUnavailableAsFailed": false,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]332 "Inputs": [
Lora Lin9790e9e2024-10-21 09:05:48 +0800[diff] [blame]333 "SENTINEL_DOME_SLOT $bus % 15 MB_SSD_BOOT_TEMP_C"
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]334 ],
Ricky CX Wu979eedc2024-09-03 16:28:06 +0800[diff] [blame]335 "Name": "Stepwise_MB_SSD_BOOT_Slot $bus % 15",
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]336 "NegativeHysteresis": 2,
337 "Output": [
338 20.0,
339 22.0,
340 24.0,
341 26.0,
342 28.0,
343 30.0
344 ],
345 "PositiveHysteresis": 0,
346 "Reading": [
347 58.0,
348 59.0,
349 60.0,
350 61.0,
351 62.0,
352 63.0
353 ],
354 "Type": "Stepwise",
355 "Zones": [
356 "Zone 1"
357 ]
358 },
359 {
360 "Class": "temp",
Ricky CX Wud3f58402024-09-13 17:13:42 +0800[diff] [blame]361 "InputUnavailableAsFailed": false,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]362 "Inputs": [
Lora Lin9790e9e2024-10-21 09:05:48 +0800[diff] [blame]363 "SENTINEL_DOME_SLOT $bus % 15 MB_SSD_DATA_TEMP_C"
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]364 ],
Ricky CX Wu979eedc2024-09-03 16:28:06 +0800[diff] [blame]365 "Name": "Stepwise_MB_SSD_DATA_Slot $bus % 15",
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]366 "NegativeHysteresis": 2,
367 "Output": [
368 20.0,
369 22.0,
370 24.0,
371 26.0,
372 28.0,
373 30.0
374 ],
375 "PositiveHysteresis": 0,
376 "Reading": [
377 58.0,
378 59.0,
379 60.0,
380 61.0,
381 62.0,
382 63.0
383 ],
384 "Type": "Stepwise",
385 "Zones": [
386 "Zone 1"
387 ]
388 },
389 {
390 "Class": "temp",
Ricky CX Wud3f58402024-09-13 17:13:42 +0800[diff] [blame]391 "InputUnavailableAsFailed": false,
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]392 "Inputs": [
Lora Lin9790e9e2024-10-21 09:05:48 +0800[diff] [blame]393 "SENTINEL_DOME_SLOT $bus % 15 MB_VR_CPU0_TEMP_C",
394 "SENTINEL_DOME_SLOT $bus % 15 MB_VR_SOC_TEMP_C",
395 "SENTINEL_DOME_SLOT $bus % 15 MB_VR_CPU1_TEMP_C",
396 "SENTINEL_DOME_SLOT $bus % 15 MB_VR_PVDDIO_TEMP_C",
397 "SENTINEL_DOME_SLOT $bus % 15 MB_VR_PVDD11_TEMP_C"
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]398 ],
Ricky CX Wu979eedc2024-09-03 16:28:06 +0800[diff] [blame]399 "Name": "Stepwise_MB_VR_Slot $bus % 15",
Delphine CC Chiucaa0a5f2024-05-22 14:45:04 +0800[diff] [blame]400 "NegativeHysteresis": 3,
401 "Output": [
402 20.0,
403 22.0,
404 24.0,
405 26.0,
406 28.0,
407 30.0
408 ],
409 "PositiveHysteresis": 0,
410 "Reading": [
411 80.0,
412 81.0,
413 82.0,
414 83.0,
415 84.0,
416 85.0
417 ],
418 "Type": "Stepwise",
419 "Zones": [
420 "Zone 1"
421 ]
422 }
423 ],
Delphine CC Chiu4a1eed82024-06-28 16:51:30 +0800[diff] [blame]424 "Name": "Yosemite 4 Sentinel Dome T2 Slot $bus % 15",
Ricky CX Wu0f9545f2024-08-05 10:01:07 +0800[diff] [blame]425 "Probe": "xyz.openbmc_project.FruDevice({'BOARD_PRODUCT_NAME': 'Sentinel Dome without Retimer', 'PRODUCT_PRODUCT_NAME': 'Yosemite V4', 'PRODUCT_INFO_AM2': 'Yosemite V4 T2'})",
Delphine CC Chiue41b5cb2023-11-30 16:13:52 +0800[diff] [blame]426 "Type": "Board",
427 "xyz.openbmc_project.Inventory.Decorator.Asset": {
Ingrid Chenf6d0e782024-07-10 13:41:34 +0800[diff] [blame]428 "BuildDate": "$BOARD_MANUFACTURE_DATE",
429 "Manufacturer": "$BOARD_MANUFACTURER",
430 "Model": "$BOARD_PRODUCT_NAME",
431 "PartNumber": "$BOARD_PART_NUMBER",
432 "SerialNumber": "$BOARD_SERIAL_NUMBER",
Delphine CC Chiu3c0af082024-05-15 16:33:03 +0800[diff] [blame]433 "SparePartNumber": "$BOARD_INFO_AM1"
Delphine CC Chiuec458a82024-02-16 10:17:49 +0800[diff] [blame]434 },
Delphine CC Chiud827cca2024-03-27 17:02:24 +0800[diff] [blame]435 "xyz.openbmc_project.Inventory.Decorator.AssetTag": {
436 "AssetTag": "$PRODUCT_ASSET_TAG"
437 },
Oliver Brewkabdad3d52024-08-21 18:49:37 +0200[diff] [blame]438 "xyz.openbmc_project.Inventory.Decorator.ManagedHost": {
439 "HostIndex": "$bus % 15"
440 },
Delphine CC Chiubaedb722024-04-01 16:21:03 +0800[diff] [blame]441 "xyz.openbmc_project.Inventory.Decorator.Revision": {
442 "Version": "$PRODUCT_VERSION"
443 },
Delphine CC Chiuec458a82024-02-16 10:17:49 +0800[diff] [blame]444 "xyz.openbmc_project.Inventory.Decorator.Slot": {
445 "SlotNumber": "$bus % 15"
Ingrid Chenf3b02722024-08-30 17:14:37 +0800[diff] [blame]446 },
447 "xyz.openbmc_project.Inventory.Item.Board.Motherboard": {
448 "ProductId": 1
Delphine CC Chiue41b5cb2023-11-30 16:13:52 +0800[diff] [blame]449 }
450}