Gitiles
Code Review Sign In
gerrit.openbmc.org / openbmc / openpower-libhei / 8db65db6333e5b38d1aa19dc94bbca9e5424ffed / . / chip_data / odyssey / node_odp_fir.json
blob: beb33174b4fc2d3e949bb62fbab146309adee2bb [file] [log] [blame]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]1{
2 "version": 1,
3 "model_ec": ["ODYSSEY_10"],
4 "registers": {
5 "ODP_FIR": {
6 "instances": {
7 "0": "0x08013000",
8 "1": "0x08013400"
9 }
10 },
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame]11 "ODP_FIR_OR": {
12 "access": "WO",
13 "instances": {
14 "0": "0x08013001",
15 "1": "0x08013401"
16 }
17 },
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]18 "ODP_FIR_MASK": {
19 "instances": {
20 "0": "0x08013002",
21 "1": "0x08013402"
22 }
23 },
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame]24 "ODP_FIR_MASK_OR": {
25 "access": "WO",
26 "instances": {
27 "0": "0x08013003",
28 "1": "0x08013403"
29 }
30 },
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]31 "ODP_FIR_CFG_CHIP_CS": {
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]32 "instances": {
33 "0": "0x08013004",
34 "1": "0x08013404"
35 }
36 },
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]37 "ODP_FIR_CFG_RECOV": {
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]38 "instances": {
39 "0": "0x08013005",
40 "1": "0x08013405"
41 }
42 },
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]43 "ODP_FIR_CFG_SP_ATTN": {
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]44 "instances": {
45 "0": "0x08013006",
46 "1": "0x08013406"
47 }
48 },
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]49 "ODP_FIR_CFG_UNIT_CS": {
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]50 "instances": {
51 "0": "0x08013007",
52 "1": "0x08013407"
53 }
54 },
55 "ODP_FIR_WOF": {
56 "instances": {
57 "0": "0x08013008",
58 "1": "0x08013408"
59 }
Caleb Palmera8658732023-04-11 15:44:21 -0500[diff] [blame]60 },
61 "PHY_INTERRUPT_STATUS": {
62 "reg_type": "IDSCOM",
63 "instances": {
64 "0": "0x800201040801303f",
65 "1": "0x800201040801343f"
66 }
67 },
68 "PHY_INTERRUPT_ENABLE": {
69 "reg_type": "IDSCOM",
70 "instances": {
71 "0": "0x800201000801303f",
72 "1": "0x800201000801343f"
73 }
74 },
75 "DX_LCDL_STATUS0": {
76 "reg_type": "IDSCOM",
77 "instances": {
78 "0": "0x800100e40801303f",
79 "1": "0x800100e40801343f"
80 }
81 },
82 "DX_LCDL_STATUS1": {
83 "reg_type": "IDSCOM",
84 "instances": {
85 "0": "0x800110e40801303f",
86 "1": "0x800110e40801343f"
87 }
88 },
89 "DX_LCDL_STATUS2": {
90 "reg_type": "IDSCOM",
91 "instances": {
92 "0": "0x800120e40801303f",
93 "1": "0x800120e40801343f"
94 }
95 },
96 "DX_LCDL_STATUS3": {
97 "reg_type": "IDSCOM",
98 "instances": {
99 "0": "0x800130e40801303f",
100 "1": "0x800130e40801343f"
101 }
102 },
103 "DX_LCDL_STATUS4": {
104 "reg_type": "IDSCOM",
105 "instances": {
106 "0": "0x800140e40801303f",
107 "1": "0x800140e40801343f"
108 }
109 },
110 "DX_LCDL_STATUS5": {
111 "reg_type": "IDSCOM",
112 "instances": {
113 "0": "0x800150e40801303f",
114 "1": "0x800150e40801343f"
115 }
116 },
117 "DX_LCDL_STATUS6": {
118 "reg_type": "IDSCOM",
119 "instances": {
120 "0": "0x800160e40801303f",
121 "1": "0x800160e40801343f"
122 }
123 },
124 "DX_LCDL_STATUS7": {
125 "reg_type": "IDSCOM",
126 "instances": {
127 "0": "0x800170e40801303f",
128 "1": "0x800170e40801343f"
129 }
130 },
131 "DX_LCDL_STATUS8": {
132 "reg_type": "IDSCOM",
133 "instances": {
134 "0": "0x800180e40801303f",
135 "1": "0x800180e40801343f"
136 }
137 },
138 "DX_LCDL_STATUS9": {
139 "reg_type": "IDSCOM",
140 "instances": {
141 "0": "0x800190e40801303f",
142 "1": "0x800190e40801343f"
143 }
144 },
145 "AC_LCDL_STATUS": {
146 "reg_type": "IDSCOM",
147 "instances": {
148 "0": "0x800200e40801303f",
149 "1": "0x800200e40801343f"
150 }
151 },
152 "LCDL_DBG_CNTL3": {
153 "reg_type": "IDSCOM",
154 "instances": {
155 "0": "0x800200eb0801303f",
156 "1": "0x800200eb0801343f"
157 }
158 },
159 "PPT_INFO0": {
160 "reg_type": "IDSCOM",
161 "instances": {
162 "0": "0x800100ac0801303f",
163 "1": "0x800100ac0801343f"
164 }
165 },
166 "PPT_INFO1": {
167 "reg_type": "IDSCOM",
168 "instances": {
169 "0": "0x800110ac0801303f",
170 "1": "0x800110ac0801343f"
171 }
172 },
173 "PPT_INFO2": {
174 "reg_type": "IDSCOM",
175 "instances": {
176 "0": "0x800120ac0801303f",
177 "1": "0x800120ac0801343f"
178 }
179 },
180 "PPT_INFO3": {
181 "reg_type": "IDSCOM",
182 "instances": {
183 "0": "0x800130ac0801303f",
184 "1": "0x800130ac0801343f"
185 }
186 },
187 "PPT_INFO4": {
188 "reg_type": "IDSCOM",
189 "instances": {
190 "0": "0x800140ac0801303f",
191 "1": "0x800140ac0801343f"
192 }
193 },
194 "PPT_INFO5": {
195 "reg_type": "IDSCOM",
196 "instances": {
197 "0": "0x800150ac0801303f",
198 "1": "0x800150ac0801343f"
199 }
200 },
201 "PPT_INFO6": {
202 "reg_type": "IDSCOM",
203 "instances": {
204 "0": "0x800160ac0801303f",
205 "1": "0x800160ac0801343f"
206 }
207 },
208 "PPT_INFO7": {
209 "reg_type": "IDSCOM",
210 "instances": {
211 "0": "0x800170ac0801303f",
212 "1": "0x800170ac0801343f"
213 }
214 },
215 "PPT_INFO8": {
216 "reg_type": "IDSCOM",
217 "instances": {
218 "0": "0x800180ac0801303f",
219 "1": "0x800180ac0801343f"
220 }
221 },
222 "PPT_INFO9": {
223 "reg_type": "IDSCOM",
224 "instances": {
225 "0": "0x800190ac0801303f",
226 "1": "0x800190ac0801343f"
227 }
228 },
229 "ARC_ECC_INDICATIONS": {
230 "reg_type": "IDSCOM",
231 "instances": {
232 "0": "0x800c00820801303f",
233 "1": "0x800c00820801343f"
234 }
235 },
236 "ARC_PMU_ECC_CTL": {
237 "reg_type": "IDSCOM",
238 "instances": {
239 "0": "0x800c00860801303f",
240 "1": "0x800c00860801343f"
241 }
242 },
243 "APB_ARC_ECC_CTRL": {
244 "reg_type": "IDSCOM",
245 "instances": {
246 "0": "0x800c008c0801303f",
247 "1": "0x800c008c0801343f"
248 }
249 },
250 "APB_ARC_DB_ERR": {
251 "reg_type": "IDSCOM",
252 "instances": {
253 "0": "0x800c008d0801303f",
254 "1": "0x800c008d0801343f"
255 }
256 },
257 "ARC_SB_CTR_ENABLES": {
258 "reg_type": "IDSCOM",
259 "instances": {
260 "0": "0x800c00850801303f",
261 "1": "0x800c00850801343f"
262 }
263 },
264 "ARC_DCCM_SB_ERR_CTR": {
265 "reg_type": "IDSCOM",
266 "instances": {
267 "0": "0x800c00840801303f",
268 "1": "0x800c00840801343f"
269 }
270 },
271 "ARC_ICCM_SB_ERR_CTR": {
272 "reg_type": "IDSCOM",
273 "instances": {
274 "0": "0x800c00830801303f",
275 "1": "0x800c00830801343f"
276 }
Caleb Palmer9ac4e0a2023-08-21 15:43:40 -0500[diff] [blame]277 },
278 "DBYTE0_RX_FIFO_CHECK_STATUS": {
279 "reg_type": "IDSCOM",
280 "instances": {
281 "0": "0x800100560801303f",
282 "1": "0x800100560801343f"
283 }
284 },
285 "DBYTE1_RX_FIFO_CHECK_STATUS": {
286 "reg_type": "IDSCOM",
287 "instances": {
288 "0": "0x800110560801303f",
289 "1": "0x800110560801343f"
290 }
291 },
292 "DBYTE2_RX_FIFO_CHECK_STATUS": {
293 "reg_type": "IDSCOM",
294 "instances": {
295 "0": "0x800120560801303f",
296 "1": "0x800120560801343f"
297 }
298 },
299 "DBYTE3_RX_FIFO_CHECK_STATUS": {
300 "reg_type": "IDSCOM",
301 "instances": {
302 "0": "0x800130560801303f",
303 "1": "0x800130560801343f"
304 }
305 },
306 "DBYTE4_RX_FIFO_CHECK_STATUS": {
307 "reg_type": "IDSCOM",
308 "instances": {
309 "0": "0x800140560801303f",
310 "1": "0x800140560801343f"
311 }
312 },
313 "DBYTE5_RX_FIFO_CHECK_STATUS": {
314 "reg_type": "IDSCOM",
315 "instances": {
316 "0": "0x800150560801303f",
317 "1": "0x800150560801343f"
318 }
319 },
320 "DBYTE6_RX_FIFO_CHECK_STATUS": {
321 "reg_type": "IDSCOM",
322 "instances": {
323 "0": "0x800160560801303f",
324 "1": "0x800160560801343f"
325 }
326 },
327 "DBYTE7_RX_FIFO_CHECK_STATUS": {
328 "reg_type": "IDSCOM",
329 "instances": {
330 "0": "0x800170560801303f",
331 "1": "0x800170560801343f"
332 }
333 },
334 "DBYTE8_RX_FIFO_CHECK_STATUS": {
335 "reg_type": "IDSCOM",
336 "instances": {
337 "0": "0x800180560801303f",
338 "1": "0x800180560801343f"
339 }
340 },
341 "DBYTE9_RX_FIFO_CHECK_STATUS": {
342 "reg_type": "IDSCOM",
343 "instances": {
344 "0": "0x800190560801303f",
345 "1": "0x800190560801343f"
346 }
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]347 }
348 },
349 "isolation_nodes": {
350 "ODP_FIR": {
351 "instances": [0, 1],
352 "rules": [
353 {
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]354 "attn_type": ["CHIP_CS"],
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]355 "node_inst": [0, 1],
356 "expr": {
357 "expr_type": "and",
358 "exprs": [
359 {
360 "expr_type": "reg",
361 "reg_name": "ODP_FIR"
362 },
363 {
364 "expr_type": "not",
365 "expr": {
366 "expr_type": "reg",
367 "reg_name": "ODP_FIR_MASK"
368 }
369 },
370 {
371 "expr_type": "reg",
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]372 "reg_name": "ODP_FIR_CFG_CHIP_CS"
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]373 }
374 ]
375 }
376 },
377 {
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]378 "attn_type": ["RECOV"],
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]379 "node_inst": [0, 1],
380 "expr": {
381 "expr_type": "and",
382 "exprs": [
383 {
384 "expr_type": "reg",
385 "reg_name": "ODP_FIR"
386 },
387 {
388 "expr_type": "not",
389 "expr": {
390 "expr_type": "reg",
391 "reg_name": "ODP_FIR_MASK"
392 }
393 },
394 {
395 "expr_type": "reg",
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]396 "reg_name": "ODP_FIR_CFG_RECOV"
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]397 }
398 ]
399 }
400 },
401 {
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]402 "attn_type": ["SP_ATTN"],
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]403 "node_inst": [0, 1],
404 "expr": {
405 "expr_type": "and",
406 "exprs": [
407 {
408 "expr_type": "reg",
409 "reg_name": "ODP_FIR"
410 },
411 {
412 "expr_type": "not",
413 "expr": {
414 "expr_type": "reg",
415 "reg_name": "ODP_FIR_MASK"
416 }
417 },
418 {
419 "expr_type": "reg",
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]420 "reg_name": "ODP_FIR_CFG_SP_ATTN"
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]421 }
422 ]
423 }
424 },
425 {
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]426 "attn_type": ["UNIT_CS"],
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]427 "node_inst": [0, 1],
428 "expr": {
429 "expr_type": "and",
430 "exprs": [
431 {
432 "expr_type": "reg",
433 "reg_name": "ODP_FIR"
434 },
435 {
436 "expr_type": "not",
437 "expr": {
438 "expr_type": "reg",
439 "reg_name": "ODP_FIR_MASK"
440 }
441 },
442 {
443 "expr_type": "reg",
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]444 "reg_name": "ODP_FIR_CFG_UNIT_CS"
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]445 }
446 ]
447 }
448 }
449 ],
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame]450 "op_rules": {
451 "FIR_SET": {
452 "op_rule": "atomic_or",
453 "reg_name": "ODP_FIR_OR"
454 },
455 "FIR_CLEAR": {
456 "op_rule": "atomic_or",
457 "reg_name": "ODP_FIR"
458 },
459 "MASK_SET": {
460 "op_rule": "atomic_or",
461 "reg_name": "ODP_FIR_MASK_OR"
462 },
463 "MASK_CLEAR": {
464 "op_rule": "atomic_or",
465 "reg_name": "ODP_FIR_MASK"
466 }
467 },
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]468 "bits": {
469 "0": {
470 "desc": "Internal parity error"
471 },
472 "1": {
473 "desc": "SCOM2APB state machine parity error"
474 },
475 "2": {
476 "desc": "Write data parity error"
477 },
478 "3": {
479 "desc": "APB responder error"
480 },
481 "4": {
482 "desc": "ODPCTRL register parity error"
483 },
484 "5": {
485 "desc": "PHY error"
486 },
487 "6": {
Caleb Palmera8658732023-04-11 15:44:21 -0500[diff] [blame]488 "desc": "PHY Sticky Unlock Error",
489 "capture_groups": [
490 {
491 "group_name": "LCDL_STATUS_REGS",
492 "group_inst": {
493 "0": 0,
494 "1": 1
495 }
496 }
497 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]498 },
499 "7": {
500 "desc": "Bsi Interrupt occurred"
501 },
502 "8": {
503 "desc": "ANIB Receive Error"
504 },
505 "9": {
506 "desc": "Parity Error (even parity) for D5ACSM Channel 1 Parity Error"
507 },
508 "10": {
509 "desc": "Parity Error (even parity) for D5ACSM Channel 0 Parity Error"
510 },
511 "11": {
Caleb Palmer9ac4e0a2023-08-21 15:43:40 -0500[diff] [blame]512 "desc": "PHY RX FIFO Check Error",
513 "capture_groups": [
514 {
515 "group_name": "RX_FIFO_REGS",
516 "group_inst": {
517 "0": 0,
518 "1": 1
519 }
520 }
521 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]522 },
523 "12": {
Caleb Palmera8658732023-04-11 15:44:21 -0500[diff] [blame]524 "desc": "PHY RX TX PPT Error",
525 "capture_groups": [
526 {
527 "group_name": "PPT_INFO_REGS",
528 "group_inst": {
529 "0": 0,
530 "1": 1
531 }
532 }
533 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]534 },
535 "13": {
Caleb Palmera8658732023-04-11 15:44:21 -0500[diff] [blame]536 "desc": "PHY ECC Error ARC ECC Interrupt",
537 "capture_groups": [
538 {
539 "group_name": "ARC_INFO_REGS",
540 "group_inst": {
541 "0": 0,
542 "1": 1
543 }
544 }
545 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]546 },
547 "14:18": {
548 "desc": "Reserved Firmware Interrupt"
549 },
550 "19": {
551 "desc": "PHY Training Failure Interrupt"
552 },
553 "20": {
554 "desc": "PHY Initialization Complete Interrupt"
555 },
556 "21": {
557 "desc": "PHY Training Complete Interrupt"
558 }
Caleb Palmera8658732023-04-11 15:44:21 -0500[diff] [blame]559 },
560 "capture_groups": [
561 {
562 "group_name": "ODP_FIR",
563 "group_inst": {
564 "0": 0,
565 "1": 1
566 }
567 }
568 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]569 }
Caleb Palmera8658732023-04-11 15:44:21 -0500[diff] [blame]570 },
571 "capture_groups": {
572 "ODP_FIR": [
573 {
574 "reg_name": "PHY_INTERRUPT_STATUS",
575 "reg_inst": {
576 "0": 0,
577 "1": 1
578 }
579 },
580 {
581 "reg_name": "PHY_INTERRUPT_ENABLE",
582 "reg_inst": {
583 "0": 0,
584 "1": 1
585 }
586 }
587 ],
588 "LCDL_STATUS_REGS": [
589 {
590 "reg_name": "DX_LCDL_STATUS0",
591 "reg_inst": {
592 "0": 0,
593 "1": 1
594 }
595 },
596 {
597 "reg_name": "DX_LCDL_STATUS1",
598 "reg_inst": {
599 "0": 0,
600 "1": 1
601 }
602 },
603 {
604 "reg_name": "DX_LCDL_STATUS2",
605 "reg_inst": {
606 "0": 0,
607 "1": 1
608 }
609 },
610 {
611 "reg_name": "DX_LCDL_STATUS3",
612 "reg_inst": {
613 "0": 0,
614 "1": 1
615 }
616 },
617 {
618 "reg_name": "DX_LCDL_STATUS4",
619 "reg_inst": {
620 "0": 0,
621 "1": 1
622 }
623 },
624 {
625 "reg_name": "DX_LCDL_STATUS5",
626 "reg_inst": {
627 "0": 0,
628 "1": 1
629 }
630 },
631 {
632 "reg_name": "DX_LCDL_STATUS6",
633 "reg_inst": {
634 "0": 0,
635 "1": 1
636 }
637 },
638 {
639 "reg_name": "DX_LCDL_STATUS7",
640 "reg_inst": {
641 "0": 0,
642 "1": 1
643 }
644 },
645 {
646 "reg_name": "DX_LCDL_STATUS8",
647 "reg_inst": {
648 "0": 0,
649 "1": 1
650 }
651 },
652 {
653 "reg_name": "DX_LCDL_STATUS9",
654 "reg_inst": {
655 "0": 0,
656 "1": 1
657 }
658 },
659 {
660 "reg_name": "AC_LCDL_STATUS",
661 "reg_inst": {
662 "0": 0,
663 "1": 1
664 }
665 },
666 {
667 "reg_name": "LCDL_DBG_CNTL3",
668 "reg_inst": {
669 "0": 0,
670 "1": 1
671 }
672 }
673 ],
674 "PPT_INFO_REGS": [
675 {
676 "reg_name": "PPT_INFO0",
677 "reg_inst": {
678 "0": 0,
679 "1": 1
680 }
681 },
682 {
683 "reg_name": "PPT_INFO1",
684 "reg_inst": {
685 "0": 0,
686 "1": 1
687 }
688 },
689 {
690 "reg_name": "PPT_INFO2",
691 "reg_inst": {
692 "0": 0,
693 "1": 1
694 }
695 },
696 {
697 "reg_name": "PPT_INFO3",
698 "reg_inst": {
699 "0": 0,
700 "1": 1
701 }
702 },
703 {
704 "reg_name": "PPT_INFO4",
705 "reg_inst": {
706 "0": 0,
707 "1": 1
708 }
709 },
710 {
711 "reg_name": "PPT_INFO5",
712 "reg_inst": {
713 "0": 0,
714 "1": 1
715 }
716 },
717 {
718 "reg_name": "PPT_INFO6",
719 "reg_inst": {
720 "0": 0,
721 "1": 1
722 }
723 },
724 {
725 "reg_name": "PPT_INFO7",
726 "reg_inst": {
727 "0": 0,
728 "1": 1
729 }
730 },
731 {
732 "reg_name": "PPT_INFO8",
733 "reg_inst": {
734 "0": 0,
735 "1": 1
736 }
737 },
738 {
739 "reg_name": "PPT_INFO9",
740 "reg_inst": {
741 "0": 0,
742 "1": 1
743 }
744 }
745 ],
746 "ARC_INFO_REGS": [
747 {
748 "reg_name": "ARC_ECC_INDICATIONS",
749 "reg_inst": {
750 "0": 0,
751 "1": 1
752 }
753 },
754 {
755 "reg_name": "ARC_PMU_ECC_CTL",
756 "reg_inst": {
757 "0": 0,
758 "1": 1
759 }
760 },
761 {
762 "reg_name": "APB_ARC_ECC_CTRL",
763 "reg_inst": {
764 "0": 0,
765 "1": 1
766 }
767 },
768 {
769 "reg_name": "APB_ARC_DB_ERR",
770 "reg_inst": {
771 "0": 0,
772 "1": 1
773 }
774 },
775 {
776 "reg_name": "ARC_SB_CTR_ENABLES",
777 "reg_inst": {
778 "0": 0,
779 "1": 1
780 }
781 },
782 {
783 "reg_name": "ARC_DCCM_SB_ERR_CTR",
784 "reg_inst": {
785 "0": 0,
786 "1": 1
787 }
788 },
789 {
790 "reg_name": "ARC_ICCM_SB_ERR_CTR",
791 "reg_inst": {
792 "0": 0,
793 "1": 1
794 }
795 }
Caleb Palmer9ac4e0a2023-08-21 15:43:40 -0500[diff] [blame]796 ],
797 "RX_FIFO_REGS": [
798 {
799 "reg_name": "DBYTE0_RX_FIFO_CHECK_STATUS",
800 "reg_inst": {
801 "0": 0,
802 "1": 1
803 }
804 },
805 {
806 "reg_name": "DBYTE1_RX_FIFO_CHECK_STATUS",
807 "reg_inst": {
808 "0": 0,
809 "1": 1
810 }
811 },
812 {
813 "reg_name": "DBYTE2_RX_FIFO_CHECK_STATUS",
814 "reg_inst": {
815 "0": 0,
816 "1": 1
817 }
818 },
819 {
820 "reg_name": "DBYTE3_RX_FIFO_CHECK_STATUS",
821 "reg_inst": {
822 "0": 0,
823 "1": 1
824 }
825 },
826 {
827 "reg_name": "DBYTE4_RX_FIFO_CHECK_STATUS",
828 "reg_inst": {
829 "0": 0,
830 "1": 1
831 }
832 },
833 {
834 "reg_name": "DBYTE5_RX_FIFO_CHECK_STATUS",
835 "reg_inst": {
836 "0": 0,
837 "1": 1
838 }
839 },
840 {
841 "reg_name": "DBYTE6_RX_FIFO_CHECK_STATUS",
842 "reg_inst": {
843 "0": 0,
844 "1": 1
845 }
846 },
847 {
848 "reg_name": "DBYTE7_RX_FIFO_CHECK_STATUS",
849 "reg_inst": {
850 "0": 0,
851 "1": 1
852 }
853 },
854 {
855 "reg_name": "DBYTE8_RX_FIFO_CHECK_STATUS",
856 "reg_inst": {
857 "0": 0,
858 "1": 1
859 }
860 },
861 {
862 "reg_name": "DBYTE9_RX_FIFO_CHECK_STATUS",
863 "reg_inst": {
864 "0": 0,
865 "1": 1
866 }
867 }
Caleb Palmera8658732023-04-11 15:44:21 -0500[diff] [blame]868 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]869 }
870}