Gitiles
Code Review Sign In
gerrit.openbmc.org / premsjha / op-build / c8e2c407981198fea3ff88134f31c19e1f5ffb32 / . / openpower / configs / hostboot / witherspoon.config
blob: b4516381fafb23f30ccf7c711b2f39a468074d4c [file] [log] [blame]
Bill Hoffa4607ef02017-05-31 08:52:22 -0500[diff] [blame]1# The BMC MBOX Protocol is used to access PNOR
2unset SFC_IS_AST2500
Prachi Gupta6aabb9e2016-11-17 17:20:48 -0600[diff] [blame]3unset SFC_IS_AST2400
Bill Hoffa4607ef02017-05-31 08:52:22 -0500[diff] [blame]4set PNORDD_IS_BMCMBOX
5unset PNORDD_IS_SFC
Prachi Gupta6aabb9e2016-11-17 17:20:48 -0600[diff] [blame]6unset BMC_DOES_SFC_INIT
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]7unset SFC_IS_IBM_DPSS
8set ALLOW_MICRON_PNOR
9set ALLOW_MACRONIX_PNOR
10
11# VPD options.
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]12set MVPD_READ_FROM_HW
13set MVPD_WRITE_TO_HW
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]14set MVPD_READ_FROM_PNOR
15set MVPD_WRITE_TO_PNOR
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]16set DJVPD_READ_FROM_HW
Prachi Gupta5f32b682017-01-31 09:25:06 -0600[diff] [blame]17set DJVPD_WRITE_TO_HW
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]18set DJVPD_READ_FROM_PNOR
19set DJVPD_WRITE_TO_PNOR
Bill Hoffa07ff3102017-04-27 09:56:29 -0500[diff] [blame]20set MEMVPD_READ_FROM_HW
21set MEMVPD_WRITE_TO_HW
Prachi Gupta5f32b682017-01-31 09:25:06 -0600[diff] [blame]22set MEMVPD_READ_FROM_PNOR
23set MEMVPD_WRITE_TO_PNOR
Bill Hoffa07ff3102017-04-27 09:56:29 -0500[diff] [blame]24set PVPD_READ_FROM_HW
25set PVPD_WRITE_TO_HW
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]26set PVPD_READ_FROM_PNOR
27set PVPD_WRITE_TO_PNOR
28unset CDIMM_FORMAT_FOR_CVPD
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]29
30# gpio config
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]31set GPIODD
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]32unset PALMETTO_VDDR
33
Prachi Gupta2cdb2db2017-02-06 17:04:26 -0600[diff] [blame]34# Disable SBE updates
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]35unset SBE_UPDATE_INDEPENDENT
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]36unset SBE_UPDATE_SEQUENTIAL
Bill Hoffa3e47aa02017-03-03 09:16:56 -0600[diff] [blame]37set SBE_UPDATE_SIMULTANEOUS
38unset NO_SBE_UPDATES
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]39
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]40unset PCIE_HOTPLUG_CONTROLLER
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]41
42# turn on console output
Matt Ploetzf1dffc72016-10-26 17:17:01 -0500[diff] [blame]43set CONSOLE
44set BMC_AST2500
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]45
Bill Hoffa69e6bee2017-04-18 12:58:44 -0500[diff] [blame]46unset DISABLE_HOSTBOOT_RUNTIME
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]47
48# Compile in hostboot runtime PRD
49set HBRT_PRD
Sheldon Baileybd11b382017-05-16 09:45:27 -0500[diff] [blame]50
51# Compile in hb rt HTMGT : Load/Start OCC
52set HTMGT
53set START_OCC_DURING_BOOT
54unset CONSOLE_OUTPUT_OCC_COMM
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]55
56#PNOR flags
57unset PNOR_TWO_SIDE_SUPPORT
58
Bill Hoffa176d8e22017-02-15 17:09:03 -0600[diff] [blame]59set BMC_BT_LPC_IPMI
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]60
Prachi Gupta2cdb2db2017-02-06 17:04:26 -0600[diff] [blame]61# Disable Checktop Analysis
Prachi Guptac8e2c402017-07-24 11:26:41 -0500[diff] [blame^]62set ENABLE_CHECKSTOP_ANALYSIS
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]63unset IPLTIME_CHECKSTOP_ANALYSIS
64
Prachi Gupta2cdb2db2017-02-06 17:04:26 -0600[diff] [blame]65# Hostboot will not detect hardware changes
Matt Ploetz3a184dd2016-08-26 17:21:06 -0500[diff] [blame]66unset HOST_HCDB_SUPPORT
67
68# set for trace debug to console
69unset CONSOLE_OUTPUT_TRACE
Bill Hoffa176d8e22017-02-15 17:09:03 -0600[diff] [blame]70set CONSOLE_OUTPUT_FFDCDISPLAY
Matt Ploetz939e11e2016-11-02 16:45:08 -0500[diff] [blame]71
72unset CONFIG_SECUREBOOT
73unset CONFIG_TPMDD
74unset CONFIG_TPM_NUVOTON