Gitiles
Code Review Sign In
gerrit.openbmc.org / openbmc / openpower-libhei / 94ea8ed1369e0b26be0aec2fe7dfdf87ccada581 / . / chip_data / odyssey / node_tp_local_fir.json
blob: be54371ad128a07fbd2355461b9325ab3ec8208e [file] [log] [blame]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]1{
2 "version": 1,
3 "model_ec": ["ODYSSEY_10"],
4 "registers": {
5 "TP_LOCAL_FIR": {
6 "instances": {
7 "0": "0x01040100"
8 }
9 },
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]10 "TP_LOCAL_FIR_OR": {
11 "access": "WO",
12 "instances": {
13 "0": "0x01040101"
14 }
15 },
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]16 "TP_LOCAL_FIR_MASK": {
17 "instances": {
18 "0": "0x01040102"
19 }
20 },
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]21 "TP_LOCAL_FIR_MASK_OR": {
22 "access": "WO",
23 "instances": {
24 "0": "0x01040103"
25 }
26 },
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]27 "TP_LOCAL_FIR_CFG_CHIP_CS": {
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]28 "instances": {
29 "0": "0x01040104"
30 }
31 },
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]32 "TP_LOCAL_FIR_CFG_RECOV": {
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]33 "instances": {
34 "0": "0x01040105"
35 }
36 },
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]37 "TP_LOCAL_FIR_CFG_SP_ATTN": {
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]38 "instances": {
39 "0": "0x01040106"
40 }
41 },
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]42 "TP_LOCAL_FIR_CFG_UNIT_CS": {
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]43 "instances": {
44 "0": "0x01040107"
45 }
46 },
47 "TP_LOCAL_FIR_WOF": {
48 "instances": {
49 "0": "0x01040108"
50 }
Caleb Palmer7729af72023-08-16 10:00:03 -0500[diff] [blame]51 },
52 "TP_ERR_STATUS": {
53 "instances": {
54 "0": "0x0103000F"
55 }
56 },
57 "TP_PSCOM_STATUS_ERR": {
58 "instances": {
59 "0": "0x01010001"
60 }
61 },
62 "TP_DTS_ERR": {
63 "instances": {
64 "0": "0x0105002F"
65 }
66 },
67 "TP_FMU_ERR_RPT": {
68 "instances": {
69 "0": "0x01010786"
70 }
71 },
72 "PCBCTL_ERR": {
73 "instances": {
74 "0": "0x000F001F"
75 }
76 },
77 "RESET_REG_B": {
78 "instances": {
79 "0": "0x000A0001"
80 }
81 },
82 "PPE_XIRAMDBG": {
83 "instances": {
84 "0": "0x000D0003"
85 }
86 },
87 "PPE_XIRAMEDR": {
88 "instances": {
89 "0": "0x000D0004"
90 }
91 },
92 "PPE_XIDBGPRO": {
93 "instances": {
94 "0": "0x000D0005"
95 }
96 },
97 "PPE_XIMEM": {
98 "instances": {
99 "0": "0x000D0007"
100 }
101 },
102 "PPE_XIICAC": {
103 "instances": {
104 "0": "0x000D0009"
105 }
106 },
107 "PPE_XIDBGINF": {
108 "instances": {
109 "0": "0x000D000F"
110 }
111 },
112 "PPE_PIBMEM_CNTL_REG": {
113 "instances": {
114 "0": "0x000D0010"
115 }
116 },
117 "PPE_PIBMEM_ADDR_REG": {
118 "instances": {
119 "0": "0x000D0011"
120 }
121 },
122 "PPE_PIBMEM_STATUS_REG": {
123 "instances": {
124 "0": "0x000D0015"
125 }
126 },
127 "PPE_FIR_MASK_REG": {
128 "instances": {
129 "0": "0x000D0018"
130 }
131 },
132 "PPE_ECC_CAPTURE_REG": {
133 "instances": {
134 "0": "0x000D001B"
135 }
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]136 },
137 "SPICTL0_ERROR_INJECT": {
138 "instances": {
139 "0": "0x00070000"
140 }
141 },
142 "SPICTL0_STATUS_REG": {
143 "instances": {
144 "0": "0x00070008"
145 }
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]146 }
147 },
148 "isolation_nodes": {
149 "TP_LOCAL_FIR": {
150 "instances": [0],
151 "rules": [
152 {
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]153 "attn_type": ["CHIP_CS"],
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]154 "node_inst": [0],
155 "expr": {
156 "expr_type": "and",
157 "exprs": [
158 {
159 "expr_type": "reg",
160 "reg_name": "TP_LOCAL_FIR"
161 },
162 {
163 "expr_type": "not",
164 "expr": {
165 "expr_type": "reg",
166 "reg_name": "TP_LOCAL_FIR_MASK"
167 }
168 },
169 {
170 "expr_type": "reg",
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]171 "reg_name": "TP_LOCAL_FIR_CFG_CHIP_CS"
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]172 }
173 ]
174 }
175 },
176 {
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]177 "attn_type": ["RECOV"],
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]178 "node_inst": [0],
179 "expr": {
180 "expr_type": "and",
181 "exprs": [
182 {
183 "expr_type": "reg",
184 "reg_name": "TP_LOCAL_FIR"
185 },
186 {
187 "expr_type": "not",
188 "expr": {
189 "expr_type": "reg",
190 "reg_name": "TP_LOCAL_FIR_MASK"
191 }
192 },
193 {
194 "expr_type": "reg",
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]195 "reg_name": "TP_LOCAL_FIR_CFG_RECOV"
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]196 }
197 ]
198 }
199 },
200 {
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]201 "attn_type": ["SP_ATTN"],
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]202 "node_inst": [0],
203 "expr": {
204 "expr_type": "and",
205 "exprs": [
206 {
207 "expr_type": "reg",
208 "reg_name": "TP_LOCAL_FIR"
209 },
210 {
211 "expr_type": "not",
212 "expr": {
213 "expr_type": "reg",
214 "reg_name": "TP_LOCAL_FIR_MASK"
215 }
216 },
217 {
218 "expr_type": "reg",
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]219 "reg_name": "TP_LOCAL_FIR_CFG_SP_ATTN"
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]220 }
221 ]
222 }
223 },
224 {
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]225 "attn_type": ["UNIT_CS"],
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]226 "node_inst": [0],
227 "expr": {
228 "expr_type": "and",
229 "exprs": [
230 {
231 "expr_type": "reg",
232 "reg_name": "TP_LOCAL_FIR"
233 },
234 {
235 "expr_type": "not",
236 "expr": {
237 "expr_type": "reg",
238 "reg_name": "TP_LOCAL_FIR_MASK"
239 }
240 },
241 {
242 "expr_type": "reg",
Zane Shelley925c3ed2023-04-14 13:42:22 -0500[diff] [blame]243 "reg_name": "TP_LOCAL_FIR_CFG_UNIT_CS"
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]244 }
245 ]
246 }
247 }
248 ],
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]249 "op_rules": {
250 "FIR_SET": {
251 "op_rule": "atomic_or",
252 "reg_name": "TP_LOCAL_FIR_OR"
253 },
254 "FIR_CLEAR": {
255 "op_rule": "atomic_or",
256 "reg_name": "TP_LOCAL_FIR"
257 },
258 "MASK_SET": {
259 "op_rule": "atomic_or",
260 "reg_name": "TP_LOCAL_FIR_MASK_OR"
261 },
262 "MASK_CLEAR": {
263 "op_rule": "atomic_or",
264 "reg_name": "TP_LOCAL_FIR_MASK"
265 }
266 },
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]267 "bits": {
268 "0": {
269 "desc": "CFIR/LFIR parity error"
270 },
271 "1": {
272 "desc": "CPLT_CTRL - PCB access error"
273 },
274 "2": {
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]275 "desc": "CC - PCB access error",
276 "capture_groups": [
277 {
278 "group_name": "TP_ERR_STATUS_CG",
279 "group_inst": {
280 "0": 0
281 }
282 }
283 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]284 },
285 "3": {
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]286 "desc": "CC - clock control error",
287 "capture_groups": [
288 {
289 "group_name": "TP_ERR_STATUS_CG",
290 "group_inst": {
291 "0": 0
292 }
293 }
294 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]295 },
296 "4": {
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]297 "desc": "PSC - PSCOM Access Error",
298 "capture_groups": [
299 {
300 "group_name": "TP_PSCOM_STATUS_ERR_CG",
301 "group_inst": {
302 "0": 0
303 }
304 }
305 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]306 },
307 "5": {
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]308 "desc": "PSC - internal or ring interface error",
309 "capture_groups": [
310 {
311 "group_name": "TP_PSCOM_STATUS_ERR_CG",
312 "group_inst": {
313 "0": 0
314 }
315 }
316 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]317 },
318 "6": {
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]319 "desc": "THERM - various errors",
320 "capture_groups": [
321 {
322 "group_name": "TP_DTS_ERR_CG",
323 "group_inst": {
324 "0": 0
325 }
326 }
327 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]328 },
329 "7": {
330 "desc": "DBG - SCOM parity fail"
331 },
332 "8": {
333 "desc": "unused"
334 },
335 "9": {
336 "desc": "FSI errors (OTP, I2C)"
337 },
338 "10": {
339 "desc": "Trace00 - SCOM parity error"
340 },
341 "11": {
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]342 "desc": "ITR - FMU error",
343 "capture_groups": [
344 {
345 "group_name": "TP_FMU_ERR_RPT_CG",
346 "group_inst": {
347 "0": 0
348 }
349 }
350 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]351 },
352 "12": {
353 "desc": "ITR - PCB error"
354 },
355 "13": {
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]356 "desc": "PCB master - timeout",
357 "capture_groups": [
358 {
359 "group_name": "PCBCTL_ERR_CG",
360 "group_inst": {
361 "0": 0
362 }
363 }
364 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]365 },
366 "14": {
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]367 "desc": "I2CM - parity errors",
368 "capture_groups": [
369 {
370 "group_name": "RESET_REG_B_CG",
371 "group_inst": {
372 "0": 0
373 }
374 }
375 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]376 },
377 "15:17": {
378 "desc": "unused"
379 },
380 "18": {
Zane Shelley44abfcc2023-08-22 14:19:50 -0500[diff] [blame]381 "desc": "PCB slave error",
382 "child_node": {
383 "name": "PLL_UNLOCK"
384 }
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]385 },
386 "19": {
Caleb Palmer7729af72023-08-16 10:00:03 -0500[diff] [blame]387 "desc": "SBE - PPE internal hardware error",
388 "capture_groups": [
389 {
390 "group_name": "SPPE_HW_ERROR",
391 "group_inst": {
392 "0": 0
393 }
394 }
395 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]396 },
397 "20": {
Caleb Palmer7729af72023-08-16 10:00:03 -0500[diff] [blame]398 "desc": "SBE - PPE external hardware error",
399 "capture_groups": [
400 {
401 "group_name": "SPPE_HW_ERROR",
402 "group_inst": {
403 "0": 0
404 }
405 }
406 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]407 },
408 "21": {
409 "desc": "SBE - PPE code error"
410 },
411 "22": {
412 "desc": "SBE - PPE debug code breakpoint"
413 },
414 "23": {
415 "desc": "SBE - PPE in halted state"
416 },
417 "24": {
418 "desc": "SBE - PPE watchdog timeout"
419 },
420 "25:26": {
421 "desc": "SBE - unused"
422 },
423 "27": {
424 "desc": "SBE - PPE triggers DBG"
425 },
426 "28:29": {
427 "desc": "unused"
428 },
429 "30": {
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]430 "desc": "PCB controller - multicast group member count underrun",
431 "capture_groups": [
432 {
433 "group_name": "PCBCTL_ERR_CG",
434 "group_inst": {
435 "0": 0
436 }
437 }
438 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]439 },
440 "31": {
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]441 "desc": "PCB controller - parity error",
442 "capture_groups": [
443 {
444 "group_name": "PCBCTL_ERR_CG",
445 "group_inst": {
446 "0": 0
447 }
448 }
449 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]450 },
451 "32:35": {
452 "desc": "unused"
453 },
454 "36": {
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]455 "desc": "PIB interface - RAM UE ECC error",
456 "capture_groups": [
457 {
458 "group_name": "PPE_PIBMEM_STATUS_REG_CG",
459 "group_inst": {
460 "0": 0
461 }
462 }
463 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]464 },
465 "37": {
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]466 "desc": "Direct interface to PIBMEM - RAM UE ECC error",
467 "capture_groups": [
468 {
469 "group_name": "PPE_PIBMEM_STATUS_REG_CG",
470 "group_inst": {
471 "0": 0
472 }
473 }
474 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]475 },
476 "38:44": {
477 "desc": "unused"
478 },
479 "45": {
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]480 "desc": "SPI controller 0 error",
481 "capture_groups": [
482 {
483 "group_name": "SPI_CONTROLLER",
484 "group_inst": {
485 "0": 0
486 }
487 }
488 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]489 },
490 "46:62": {
491 "desc": "unused"
492 },
493 "63": {
494 "desc": "external local checkstop"
495 }
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]496 }
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]497 }
Caleb Palmer7729af72023-08-16 10:00:03 -0500[diff] [blame]498 },
499 "capture_groups": {
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]500 "PCBCTL_ERR_CG": [
Caleb Palmer7729af72023-08-16 10:00:03 -0500[diff] [blame]501 {
502 "reg_name": "PCBCTL_ERR",
503 "reg_inst": {
504 "0": 0
505 }
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]506 }
507 ],
508 "TP_FMU_ERR_RPT_CG": [
509 {
510 "reg_name": "TP_FMU_ERR_RPT",
511 "reg_inst": {
512 "0": 0
513 }
514 }
515 ],
516 "TP_DTS_ERR_CG": [
517 {
518 "reg_name": "TP_DTS_ERR",
519 "reg_inst": {
520 "0": 0
521 }
522 }
523 ],
524 "TP_PSCOM_STATUS_ERR_CG": [
525 {
526 "reg_name": "TP_PSCOM_STATUS_ERR",
527 "reg_inst": {
528 "0": 0
529 }
530 }
531 ],
532 "TP_ERR_STATUS_CG": [
533 {
534 "reg_name": "TP_ERR_STATUS",
535 "reg_inst": {
536 "0": 0
537 }
538 }
539 ],
540 "RESET_REG_B_CG": [
Caleb Palmer7729af72023-08-16 10:00:03 -0500[diff] [blame]541 {
542 "reg_name": "RESET_REG_B",
543 "reg_inst": {
544 "0": 0
545 }
546 }
547 ],
Caleb Palmer94ea8ed2024-07-25 14:26:46 -0500[diff] [blame^]548 "SPI_CONTROLLER": [
549 {
550 "reg_name": "SPICTL0_ERROR_INJECT",
551 "reg_inst": {
552 "0": 0
553 }
554 },
555 {
556 "reg_name": "SPICTL0_STATUS_REG",
557 "reg_inst": {
558 "0": 0
559 }
560 }
561 ],
562 "PPE_PIBMEM_STATUS_REG_CG": [
563 {
564 "reg_name": "PPE_PIBMEM_STATUS_REG",
565 "reg_inst": {
566 "0": 0
567 }
568 }
569 ],
Caleb Palmer7729af72023-08-16 10:00:03 -0500[diff] [blame]570 "SPPE_HW_ERROR": [
571 {
572 "reg_name": "PPE_XIRAMDBG",
573 "reg_inst": {
574 "0": 0
575 }
576 },
577 {
578 "reg_name": "PPE_XIRAMEDR",
579 "reg_inst": {
580 "0": 0
581 }
582 },
583 {
584 "reg_name": "PPE_XIDBGPRO",
585 "reg_inst": {
586 "0": 0
587 }
588 },
589 {
590 "reg_name": "PPE_XIMEM",
591 "reg_inst": {
592 "0": 0
593 }
594 },
595 {
596 "reg_name": "PPE_XIICAC",
597 "reg_inst": {
598 "0": 0
599 }
600 },
601 {
602 "reg_name": "PPE_XIDBGINF",
603 "reg_inst": {
604 "0": 0
605 }
606 },
607 {
608 "reg_name": "PPE_PIBMEM_CNTL_REG",
609 "reg_inst": {
610 "0": 0
611 }
612 },
613 {
614 "reg_name": "PPE_PIBMEM_ADDR_REG",
615 "reg_inst": {
616 "0": 0
617 }
618 },
619 {
620 "reg_name": "PPE_PIBMEM_STATUS_REG",
621 "reg_inst": {
622 "0": 0
623 }
624 },
625 {
626 "reg_name": "PPE_FIR_MASK_REG",
627 "reg_inst": {
628 "0": 0
629 }
630 },
631 {
632 "reg_name": "PPE_ECC_CAPTURE_REG",
633 "reg_inst": {
634 "0": 0
635 }
636 }
637 ]
Zane Shelleyb9ea93c2023-03-10 10:41:41 -0600[diff] [blame]638 }
639}